Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1349539
| From | Stephane Eranian <eranian@google.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH 1/3] perf/x86/intel: add definition for PT PMI bit |
| Date | 2016-03-03 21:00 +0100 |
| Message-ID | <r8HzI-3qB-15@gated-at.bofh.it> (permalink) |
| References | <r8HzH-3qB-5@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
This patch adds a definition for GLOBAL_OVFL_STATUS bit 55
which is used with the Processor Trace (PT) feature.
Signed-off-by: Stephane Eranian <eranian@google.com>
---
arch/x86/include/asm/perf_event.h | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/x86/include/asm/perf_event.h b/arch/x86/include/asm/perf_event.h
index 7bcb861..5a2ed3e 100644
--- a/arch/x86/include/asm/perf_event.h
+++ b/arch/x86/include/asm/perf_event.h
@@ -165,6 +165,7 @@ struct x86_pmu_capability {
#define GLOBAL_STATUS_ASIF BIT_ULL(60)
#define GLOBAL_STATUS_COUNTERS_FROZEN BIT_ULL(59)
#define GLOBAL_STATUS_LBRS_FROZEN BIT_ULL(58)
+#define GLOBAL_STATUS_TRACE_TOPAPMI BIT_ULL(55)
/*
* IBS cpuid feature detection
--
2.5.0
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH 0/3] perf/x86/pebs: various important fixes for PEBS Stephane Eranian <eranian@google.com> - 2016-03-03 21:00 +0100
[PATCH 1/3] perf/x86/intel: add definition for PT PMI bit Stephane Eranian <eranian@google.com> - 2016-03-03 21:00 +0100
[tip:perf/core] perf/x86/intel: Add definition for PT PMI bit tip-bot for Stephane Eranian <tipbot@zytor.com> - 2016-03-08 14:20 +0100
csiph-web