Re: [PATCH v4 4/5] arm64/perf: Enable PMCR long cycle counter bit

From	Will Deacon <will.deacon@arm.com>
Newsgroups	linux.kernel
Subject	Re: [PATCH v4 4/5] arm64/perf: Enable PMCR long cycle counter bit
Date	2016-02-22 14:50 +0100
Message-ID	<r4Z2a-6yP-11@gated-at.bofh.it> (permalink)
References	<r3A5R-8tj-13@gated-at.bofh.it> <r3A5R-8tj-17@gated-at.bofh.it> <r3AIz-yZ-37@gated-at.bofh.it> <r4Y65-5Uf-1@gated-at.bofh.it>
Organization	linux.* mail to news gateway

Show all headers | View raw

On Mon, Feb 22, 2016 at 01:45:14PM +0100, Jan Glauber wrote:
> On Thu, Feb 18, 2016 at 05:34:28PM +0000, Will Deacon wrote:
> > On Thu, Feb 18, 2016 at 05:50:13PM +0100, Jan Glauber wrote:
> > > With the long cycle counter bit (LC) disabled the cycle counter is not
> > > working on ThunderX SOC (ThunderX only implements Aarch64).
> > > Also, according to documentation LC == 0 is deprecated.
> > > 
> > > To keep the code simple the patch does not introduce 64 bit wide counter
> > > functions. Instead writing the cycle counter always sets the upper
> > > 32 bits so overflow interrupts are generated as before.
> > > 
> > > Original patch from Andrew Pinksi <Andrew.Pinksi@caviumnetworks.com>
> > 
> > What does this mean? Do we need Andrew's S-o-B, or is this a fresh patch?
> 
> Please let me know if I should repost or not, FWIW I got Andrew's S-o-B on the
> patch.

I think it's fine. This should all be in -next as of last Friday anyhow.

Will

Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread

Thread

[PATCH v4 4/5] arm64/perf: Enable PMCR long cycle counter bit Jan Glauber <jglauber@cavium.com> - 2016-02-18 18:00 +0100
  Re: [PATCH v4 4/5] arm64/perf: Enable PMCR long cycle counter bit Will Deacon <will.deacon@arm.com> - 2016-02-18 18:40 +0100
    Re: [PATCH v4 4/5] arm64/perf: Enable PMCR long cycle counter bit Jan Glauber <jan.glauber@caviumnetworks.com> - 2016-02-18 19:30 +0100
    Re: [PATCH v4 4/5] arm64/perf: Enable PMCR long cycle counter bit David Daney <ddaney@caviumnetworks.com> - 2016-02-18 20:00 +0100
    Re: [PATCH v4 4/5] arm64/perf: Enable PMCR long cycle counter bit Jan Glauber <jan.glauber@caviumnetworks.com> - 2016-02-22 13:50 +0100
      Re: [PATCH v4 4/5] arm64/perf: Enable PMCR long cycle counter bit Will Deacon <will.deacon@arm.com> - 2016-02-22 14:50 +0100

csiph-web