Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1331854
| From | Borislav Petkov <bp@alien8.de> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v10 4/4] x86: Create a new synthetic cpu capability for machine check recovery |
| Date | 2016-02-11 13:00 +0100 |
| Message-ID | <r0Y4H-8bX-15@gated-at.bofh.it> (permalink) |
| References | (1 earlier) <qYzaq-74b-9@gated-at.bofh.it> <qZBaa-O0-17@gated-at.bofh.it> <r0q2Z-2zi-1@gated-at.bofh.it> <r0AOK-1nW-21@gated-at.bofh.it> <r0ICC-6wf-9@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On Wed, Feb 10, 2016 at 11:27:50AM -0800, Luck, Tony wrote:
> Digging in the data sheet I found the CAPID0 register which does
> indicate in bit 4 whether this is an "EX" (a.k.a. "E7" part). But
> we invent a new PCI device ID for this every generation (0x0EC3 in
> Ivy Bridge, 0x2fc0 in Haswell, 0x6fc0 in Broadwell). The offset
> has stayed at 0x84 through all this.
>
> I don't think that hunting the ever-changing PCI-id is a
> good choice ...
Right :-\
> the "E5/E7" naming convention has stuck for
> four generations[1] (Sandy Bridge, Ivy Bridge, Haswell, Broadwell).
>
> -Tony
>
> [1] Although this probably means that marketing are about to
> think of something new ... they generally do when people start
> understanding the model names :-(
Yeah, customers shouldn't slack and relax into even thinking they know
the model names. Fortunately there's wikipedia...
Thanks.
--
Regards/Gruss,
Boris.
ECO tip #101: Trim your mails when you reply.
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
Re: [PATCH v10 4/4] x86: Create a new synthetic cpu capability for machine check recovery "Luck, Tony" <tony.luck@intel.com> - 2016-02-10 00:40 +0100
Re: [PATCH v10 4/4] x86: Create a new synthetic cpu capability for machine check recovery Borislav Petkov <bp@alien8.de> - 2016-02-10 12:10 +0100
Re: [PATCH v10 4/4] x86: Create a new synthetic cpu capability for machine check recovery "Luck, Tony" <tony.luck@intel.com> - 2016-02-10 20:30 +0100
Re: [PATCH v10 4/4] x86: Create a new synthetic cpu capability for machine check recovery Borislav Petkov <bp@alien8.de> - 2016-02-11 13:00 +0100
csiph-web