Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1265053

[PATCH v3 05/10] thermal: rockchip: Add the sort flag for adc value increment or decrement

Path csiph.com!eternal-september.org!feeder.eternal-september.org!aioe.org!bofh.it!news.nic.it!robomod
From Caesar Wang <wxt@rock-chips.com>
Newsgroups linux.kernel
Subject [PATCH v3 05/10] thermal: rockchip: Add the sort flag for adc value increment or decrement
Date Sun, 08 Nov 2015 10:30:03 +0100
Message-ID <qsusr-6JQ-47@gated-at.bofh.it> (permalink)
References <qsusp-6JQ-3@gated-at.bofh.it>
X-Original-To Heiko Stuebner <heiko@sntech.de>, Eduardo Valentin <edubezval@gmail.com>
X-Google-Dkim-Signature v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=asECypNcrWhq0S1G0t3aMNxNvXqLfQDYnL6BIu6g0a0=; b=R/PsN6nJd7RLOiT8XIP66Zm9nQJlU0crbBWIHKzsu3u/g/lzfQVLPQ4Z+/g5oFx3hE 1RbwTb7RnnuEBHabCOn5pEP7QDp4Bib33zOYHQ2mc87KiwYvLb5dWQupZzNA+9PhhBKl 8hHHdG+UKoZw4QEgt8boMhym9PVfINCRAqu8fW84FsjkEajrf8doqMPGSfv0C5jmSSRd WcxgCGvOroirDJwJO7TqRtuV1imEtzEQ5IpkJiTHi0MQD1kdZZ1MUrcCbRiK+8SpWAQ4 u03NGUxGF2wGlgmVMFYYdPEOkTiO8pJyBYci3xr5cblrUOd04kVPR8gEFhvL05aWB8GF /9/w==
X-Received by 10.68.133.133 with SMTP id pc5mr31026902pbb.93.1446974806779; Sun, 08 Nov 2015 01:26:46 -0800 (PST)
X-Mailer git-send-email 1.9.1
Sender robomod@news.nic.it
List-ID <linux-kernel.vger.kernel.org>
X-Mailing-List linux-kernel@vger.kernel.org
Approved robomod@news.nic.it
Lines 137
Organization linux.* mail to news gateway
X-Original-Cc linux-rockchip@lists.infradead.org, Caesar Wang <wxt@rock-chips.com>, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, Zhang Rui <rui.zhang@intel.com>, linux-arm-kernel@lists.infradead.org
X-Original-Date Sun, 8 Nov 2015 17:26:03 +0800
X-Original-Message-ID <1446974768-25795-6-git-send-email-wxt@rock-chips.com>
X-Original-References <1446974768-25795-1-git-send-email-wxt@rock-chips.com>
X-Original-Sender linux-kernel-owner@vger.kernel.org
Xref csiph.com linux.kernel:1265053

Show key headers only | View raw


The conversion table has the adc value and temperature.
In fact, the adc value only has the increment or decrement mode in
conversion table.

Moment, we can add the sort flag to be better support the *code_to_temp*
for differenr SoCs.

Signed-off-by: Caesar Wang <wxt@rock-chips.com>

---

Changes in v3:
- rename the flag-> sort_flag.
- fix the indentation.
- change the pr_err information.

Changes in v2: None
Changes in v1: None

 drivers/thermal/rockchip_thermal.c | 68 +++++++++++++++++++++++++++++---------
 1 file changed, 53 insertions(+), 15 deletions(-)

diff --git a/drivers/thermal/rockchip_thermal.c b/drivers/thermal/rockchip_thermal.c
index 3116d07..c1ab346 100644
--- a/drivers/thermal/rockchip_thermal.c
+++ b/drivers/thermal/rockchip_thermal.c
@@ -53,6 +53,16 @@ enum sensor_id {
 };
 
 /**
+* The conversion table has the adc value and temperature.
+* ADC_DECREMENT is the adc value decremnet.(e.g. v2_code_table)
+* ADC_INCREMNET is the adc value incremnet.(e.g. v3_code_table)
+*/
+enum sort_flag {
+	ADC_DECREMENT = 0,
+	ADC_INCREMENT,
+};
+
+/**
  * The max sensors is two in rockchip SoCs.
  * Two sensors: CPU and GPU sensor.
  */
@@ -66,6 +76,9 @@ struct chip_tsadc_table {
 
 	/* that analogic mask data */
 	u32 data_mask;
+
+	/* the flag is adc value that increment or decrement in table */
+	bool sort_flag;
 };
 
 struct rockchip_tsadc_chip {
@@ -223,19 +236,43 @@ static int rk_tsadcv2_code_to_temp(struct chip_tsadc_table table, u32 code,
 
 	WARN_ON(table.length < 2);
 
-	code &= table.data_mask;
-	if (code < table.id[high].code)
-		return -EAGAIN;		/* Incorrect reading */
-
-	while (low <= high) {
-		if (code >= table.id[mid].code &&
-		    code < table.id[mid - 1].code)
-			break;
-		else if (code < table.id[mid].code)
-			low = mid + 1;
-		else
-			high = mid - 1;
-		mid = (low + high) / 2;
+	switch (table.sort_flag) {
+	case ADC_DECREMENT:
+		code &= table.data_mask;
+		if (code < table.id[high].code)
+			return -EAGAIN;		/* Incorrect reading */
+
+		while (low <= high) {
+			if (code >= table.id[mid].code &&
+			    code < table.id[mid - 1].code)
+				break;
+			else if (code < table.id[mid].code)
+				low = mid + 1;
+			else
+				high = mid - 1;
+
+			mid = (low + high) / 2;
+		}
+		break;
+	case ADC_INCREMENT:
+		code &= table.data_mask;
+		if (code < table.id[low].code)
+			return -EAGAIN;		/* Incorrect reading */
+
+		while (low <= high) {
+			if (code >= table.id[mid - 1].code &&
+			    code < table.id[mid].code)
+				break;
+			else if (code > table.id[mid].code)
+				low = mid + 1;
+			else
+				high = mid - 1;
+
+			mid = (low + high) / 2;
+		}
+		break;
+	default:
+		pr_err("Invalid the conversion table\n");
 	}
 
 	/*
@@ -245,8 +282,8 @@ static int rk_tsadcv2_code_to_temp(struct chip_tsadc_table table, u32 code,
 	 * to produce less granular result.
 	 */
 	num = table.id[mid].temp - v2_code_table[mid - 1].temp;
-	num *= table.id[mid - 1].code - code;
-	denom = table.id[mid - 1].code - table.id[mid].code;
+	num *= abs(table.id[mid - 1].code - code);
+	denom = abs(table.id[mid - 1].code - table.id[mid].code);
 	*temp = table.id[mid - 1].temp + (num / denom);
 
 	return 0;
@@ -367,6 +404,7 @@ static const struct rockchip_tsadc_chip rk3288_tsadc_data = {
 		.id = v2_code_table,
 		.length = ARRAY_SIZE(v2_code_table),
 		.data_mask = TSADCV2_DATA_MASK,
+		.sort_flag = ADC_DECREMENT,
 	},
 };
 
-- 
1.9.1

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Back to linux.kernel | Previous | NextPrevious in thread | Next in thread | Find similar | Unroll thread


Thread

[PATCH v3 00/10] Better compatible for the rockchip thermal and support RK3368 SoCs Caesar Wang <wxt@rock-chips.com> - 2015-11-08 10:30 +0100
  [PATCH v3 10/10] arm64: dts: Enable the Thermal on R88 board Caesar Wang <wxt@rock-chips.com> - 2015-11-08 10:30 +0100
    Re: [PATCH v3 10/10] arm64: dts: Enable the Thermal on R88 board kbuild test robot <lkp@intel.com> - 2015-11-08 14:50 +0100
  [PATCH v3 01/10] dt-bindings: rockchip-thermal: Support the RK3368 SoCs compatible Caesar Wang <wxt@rock-chips.com> - 2015-11-08 10:30 +0100
  [PATCH v3 06/10] thermal: rockchip: consistently use int for temperatures Caesar Wang <wxt@rock-chips.com> - 2015-11-08 10:30 +0100
  [PATCH v3 02/10] thermal: rockchip: better to compatible the driver for different SoCs Caesar Wang <wxt@rock-chips.com> - 2015-11-08 10:30 +0100
  [PATCH v3 04/10] thermal: rockchip: improve the conversion function Caesar Wang <wxt@rock-chips.com> - 2015-11-08 10:30 +0100
  [PATCH v3 07/10] thermal: rockchip: Support the RK3368 SoCs in thermal drivers Caesar Wang <wxt@rock-chips.com> - 2015-11-08 10:30 +0100
  [PATCH v3 05/10] thermal: rockchip: Add the sort flag for adc value increment or decrement Caesar Wang <wxt@rock-chips.com> - 2015-11-08 10:30 +0100
    Re: [PATCH v3 05/10] thermal: rockchip: Add the sort flag for adc  value increment or decrement kbuild test robot <lkp@intel.com> - 2015-11-08 10:50 +0100
  [PATCH v3 08/10] arm64: dts: Add the thermal data found on RK3368 Caesar Wang <wxt@rock-chips.com> - 2015-11-08 10:30 +0100
  [PATCH v3 09/10] arm64: dts: Add main Thermal info to rk3368.dtsi Caesar Wang <wxt@rock-chips.com> - 2015-11-08 10:30 +0100
  [PATCH v3 03/10] thermal: rockchip: trivial: fix typo in commit Caesar Wang <wxt@rock-chips.com> - 2015-11-08 10:40 +0100

csiph-web