Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1308656
| From | Thierry Reding <thierry.reding@gmail.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH] clk: tegra: Fix clock sources for tegra210 EMC |
| Date | 2016-01-13 18:30 +0100 |
| Message-ID | <qQxp9-2W5-19@gated-at.bofh.it> (permalink) |
| References | <qH3zZ-6ie-55@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
[Multipart message — attachments visible in raw view] - view raw
On Fri, Dec 18, 2015 at 01:45:28PM +0000, Jon Hunter wrote: > The EMC clock sources for tegra210 currently incorrectly include pll_c2 > and pll_c3. However, both of these should have been pll_mb as shown in > the TRM. If tegra210 happens to be configured such that the pll_mb is the > default clock for the EMC, as configured by the bootloader, then this will > cause a system hang on boot. This is because the kernel will disable the > pll_mb when disabling unused clock as it appears to be unused when it is > not. > > Also add the additional pll_p clock source for the EMC. > > Signed-off-by: Jon Hunter <jonathanh@nvidia.com> > --- > drivers/clk/tegra/clk-tegra210.c | 3 ++- > 1 file changed, 2 insertions(+), 1 deletion(-) Applied, thanks. Thierry
Back to linux.kernel | Previous | Next | Find similar | Unroll thread
Re: [PATCH] clk: tegra: Fix clock sources for tegra210 EMC Thierry Reding <thierry.reding@gmail.com> - 2016-01-13 18:30 +0100
csiph-web