Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1293827

[PATCH v10 4/4] irqchip:implement the mbigen irq chip operation functions

From MaJun <majun258@huawei.com>
Newsgroups linux.kernel
Subject [PATCH v10 4/4] irqchip:implement the mbigen irq chip operation functions
Date 2015-12-17 13:10 +0100
Message-ID <qGFxE-7Gb-15@gated-at.bofh.it> (permalink)
References <qGFxD-7Gb-7@gated-at.bofh.it>
Organization linux.* mail to news gateway

Show all headers | View raw


From: Ma Jun <majun258@huawei.com>

Add the interrupt controller chip operation functions of mbigen chip.

Signed-off-by: Ma Jun <majun258@huawei.com>
---
 drivers/irqchip/irq-mbigen.c |   81 ++++++++++++++++++++++++++++++++++++++++++
 1 files changed, 81 insertions(+), 0 deletions(-)

diff --git a/drivers/irqchip/irq-mbigen.c b/drivers/irqchip/irq-mbigen.c
index 98865b1..a6856f2 100644
--- a/drivers/irqchip/irq-mbigen.c
+++ b/drivers/irqchip/irq-mbigen.c
@@ -50,6 +50,20 @@
 #define REG_MBIGEN_VEC_OFFSET		0x200
 
 /**
+ * offset of clear register in mbigen node
+ * This register is used to clear the status
+ * of interrupt
+ */
+#define REG_MBIGEN_CLEAR_OFFSET		0xa000
+
+/**
+ * offset of interrupt type register
+ * This register is used to configure interrupt
+ * trigger type
+ */
+#define REG_MBIGEN_TYPE_OFFSET		0x0
+
+/**
  * struct mbigen_device - holds the information of mbigen device.
  *
  * @pdev:		pointer to the platform device structure of mbigen chip.
@@ -72,8 +86,75 @@ static inline unsigned int get_mbigen_vec_reg(irq_hw_number_t hwirq)
 			+ REG_MBIGEN_VEC_OFFSET;
 }
 
+static inline void get_mbigen_type_reg(irq_hw_number_t hwirq,
+					u32 *mask, u32 *addr)
+{
+	unsigned int nid, irq_ofst, ofst;
+
+	hwirq -= RESERVED_IRQ_PER_MBIGEN_CHIP;
+	nid = hwirq / IRQS_PER_MBIGEN_NODE + 1;
+	irq_ofst = hwirq % IRQS_PER_MBIGEN_NODE;
+
+	*mask = 1 << (irq_ofst % 32);
+	ofst = irq_ofst / 32 * 4;
+
+	*addr = ofst + nid * MBIGEN_NODE_OFFSET
+		+ REG_MBIGEN_TYPE_OFFSET;
+}
+
+static inline void get_mbigen_clear_reg(irq_hw_number_t hwirq,
+					u32 *mask, u32 *addr)
+{
+	unsigned int ofst;
+
+	hwirq -= RESERVED_IRQ_PER_MBIGEN_CHIP;
+	ofst = hwirq / 32 * 4;
+
+	*mask = 1 << (hwirq % 32);
+	*addr = ofst + REG_MBIGEN_CLEAR_OFFSET;
+}
+
+static void mbigen_eoi_irq(struct irq_data *data)
+{
+	void __iomem *base = data->chip_data;
+	u32 mask, addr;
+
+	get_mbigen_clear_reg(data->hwirq, &mask, &addr);
+
+	writel_relaxed(mask, base + addr);
+
+	irq_chip_eoi_parent(data);
+}
+
+static int mbigen_set_type(struct irq_data *data, unsigned int type)
+{
+	void __iomem *base = data->chip_data;
+	u32 mask, addr, val;
+
+	if (type != IRQ_TYPE_LEVEL_HIGH && type != IRQ_TYPE_EDGE_RISING)
+		return -EINVAL;
+
+	get_mbigen_type_reg(data->hwirq, &mask, &addr);
+
+	val = readl_relaxed(base + addr);
+
+	if (type == IRQ_TYPE_LEVEL_HIGH)
+		val |= mask;
+	else
+		val &= ~mask;
+
+	writel_relaxed(val, base + addr);
+
+	return 0;
+}
+
 static struct irq_chip mbigen_irq_chip = {
 	.name =			"mbigen-v2",
+	.irq_mask =		irq_chip_mask_parent,
+	.irq_unmask =		irq_chip_unmask_parent,
+	.irq_eoi =		mbigen_eoi_irq,
+	.irq_set_type =		mbigen_set_type,
+	.irq_set_affinity =	irq_chip_set_affinity_parent,
 };
 
 static void mbigen_write_msg(struct msi_desc *desc, struct msi_msg *msg)
-- 
1.7.1


--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Back to linux.kernel | Previous | NextPrevious in thread | Next in thread | Find similar | Unroll thread


Thread

[PATCH v10 0/4] irqchip:support mbigen interrupt controller MaJun <majun258@huawei.com> - 2015-12-17 13:10 +0100
  [PATCH v10 4/4] irqchip:implement the mbigen irq chip operation functions MaJun <majun258@huawei.com> - 2015-12-17 13:10 +0100
    Re: [PATCH v10 4/4] irqchip:implement the mbigen irq chip operation  functions Marc Zyngier <marc.zyngier@arm.com> - 2015-12-17 17:10 +0100
  [PATCH v10 2/4] irqchip: add platform device driver for mbigen device MaJun <majun258@huawei.com> - 2015-12-17 13:10 +0100
  [PATCH v10 1/4] dt-binding:Documents of the mbigen bindings MaJun <majun258@huawei.com> - 2015-12-17 13:10 +0100
    Re: [PATCH v10 1/4] dt-binding:Documents of the mbigen bindings Mark Rutland <mark.rutland@arm.com> - 2015-12-17 15:00 +0100
      Re: [PATCH v10 1/4] dt-binding:Documents of the mbigen bindings "majun (F)" <majun258@huawei.com> - 2015-12-18 03:00 +0100
        Re: [PATCH v10 1/4] dt-binding:Documents of the mbigen bindings Mark Rutland <mark.rutland@arm.com> - 2015-12-18 12:00 +0100
          Re: [PATCH v10 1/4] dt-binding:Documents of the mbigen bindings Marc Zyngier <marc.zyngier@arm.com> - 2015-12-18 12:30 +0100
          Re: [PATCH v10 1/4] dt-binding:Documents of the mbigen bindings Marc Zyngier <marc.zyngier@arm.com> - 2015-12-18 12:40 +0100
            Re: [PATCH v10 1/4] dt-binding:Documents of the mbigen bindings Mark Rutland <mark.rutland@arm.com> - 2015-12-18 13:00 +0100
  [PATCH v10 3/4] irqchip:create irq domain for each mbigen device MaJun <majun258@huawei.com> - 2015-12-17 13:20 +0100
    Re: [PATCH v10 3/4] irqchip:create irq domain for each mbigen device Marc Zyngier <marc.zyngier@arm.com> - 2015-12-17 17:10 +0100
    Re: [PATCH v10 3/4] irqchip:create irq domain for each mbigen device Mark Rutland <mark.rutland@arm.com> - 2015-12-18 12:10 +0100
      Re: [PATCH v10 3/4] irqchip:create irq domain for each mbigen device Marc Zyngier <marc.zyngier@arm.com> - 2015-12-18 12:30 +0100
  Re: [PATCH v10 0/4] irqchip:support mbigen interrupt controller Marc Zyngier <marc.zyngier@arm.com> - 2015-12-17 17:10 +0100
  Re: [PATCH v10 0/4] irqchip:support mbigen interrupt controller Marc Zyngier <marc.zyngier@arm.com> - 2015-12-18 13:00 +0100
    Re: [PATCH v10 0/4] irqchip:support mbigen interrupt controller Hanjun Guo <guohanjun@huawei.com> - 2015-12-18 13:40 +0100
    Re: [PATCH v10 0/4] irqchip:support mbigen interrupt controller majun <majun258@huawei.com> - 2015-12-18 15:10 +0100

csiph-web