Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1203755
| From | Shunqian Zheng <zhengsq@rock-chips.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH 0/3] Add eFuse driver of Rockchip SoC |
| Date | 2015-08-10 05:30 +0200 |
| Message-ID | <pVLWF-1rK-3@gated-at.bofh.it> (permalink) |
| Organization | linux.* mail to news gateway |
From: ZhengShunQian <zhengsq@rock-chips.com> Base on nvmem framework, this three patches implement the eFuse driver of Rockchip SoC. The data from eFuse contains CPU leakage, chip code and version etc. The flow of reading data from eFuse is quite simple, config the CTRL register, write data address to CTRL register, then data is available in DOUT register. Although always enable eFuse clock seems awkward, I can't find a better method to enable clock before read/write in the nvmem framework. Appreciate for any suggestions. ZhengShunQian (3): nvmem: fix the out-of-range leak in read/write() nvmem: rockchip-efuse: implement eFuse driver clk: rockchip: do not gate the efuse256 clock .../devicetree/bindings/nvmem/rockchip-efuse.txt | 36 +++++ arch/arm/boot/dts/rk3288.dtsi | 13 ++ drivers/clk/rockchip/clk-rk3288.c | 2 +- drivers/nvmem/Kconfig | 10 ++ drivers/nvmem/Makefile | 2 + drivers/nvmem/core.c | 4 +- drivers/nvmem/rockchip-efuse.c | 155 +++++++++++++++++++++ include/dt-bindings/clock/rk3288-cru.h | 1 + 8 files changed, 220 insertions(+), 3 deletions(-) create mode 100644 Documentation/devicetree/bindings/nvmem/rockchip-efuse.txt create mode 100644 drivers/nvmem/rockchip-efuse.c -- 1.9.1 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Back to linux.kernel | Previous | Next — Next in thread | Find similar | Unroll thread
[PATCH 0/3] Add eFuse driver of Rockchip SoC Shunqian Zheng <zhengsq@rock-chips.com> - 2015-08-10 05:30 +0200
[PATCH 3/3] clk: rockchip: do not gate the efuse256 clock Shunqian Zheng <zhengsq@rock-chips.com> - 2015-08-10 05:30 +0200
Re: [PATCH 3/3] clk: rockchip: do not gate the efuse256 clock Heiko Stübner <heiko@sntech.de> - 2015-08-10 10:10 +0200
Re: [PATCH 3/3] clk: rockchip: do not gate the efuse256 clock Shunqian Zheng <zhengsq@rock-chips.com> - 2015-08-10 10:40 +0200
Re: [PATCH 3/3] clk: rockchip: do not gate the efuse256 clock Srinivas Kandagatla <srinivas.kandagatla@linaro.org> - 2015-08-10 10:50 +0200
[PATCH 1/3] nvmem: fix the out-of-range leak in read/write() Shunqian Zheng <zhengsq@rock-chips.com> - 2015-08-10 05:30 +0200
Re: [PATCH 1/3] nvmem: fix the out-of-range leak in read/write() Srinivas Kandagatla <srinivas.kandagatla@linaro.org> - 2015-08-10 10:50 +0200
[PATCH 2/3] nvmem: rockchip-efuse: implement eFuse driver Shunqian Zheng <zhengsq@rock-chips.com> - 2015-08-10 05:30 +0200
Re: [PATCH 2/3] nvmem: rockchip-efuse: implement eFuse driver Srinivas Kandagatla <srinivas.kandagatla@linaro.org> - 2015-08-10 11:00 +0200
csiph-web