Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1182528
| Path | csiph.com!aioe.org!bofh.it!news.nic.it!robomod |
|---|---|
| From | Sascha Hauer <s.hauer@pengutronix.de> |
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v3 0/3] Fixes for MT8173 PLLs |
| Date | Mon, 13 Jul 2015 07:50:01 +0200 |
| Message-ID | <pLEMN-19t-1@gated-at.bofh.it> (permalink) |
| References | <pKC0G-3Bu-25@gated-at.bofh.it> |
| X-Original-To | James Liao <jamesjj.liao@mediatek.com> |
| MIME-Version | 1.0 |
| Content-Type | text/plain; charset=us-ascii |
| Content-Disposition | inline |
| X-Sent-From | Pengutronix Hildesheim |
| X-URL | http://www.pengutronix.de/ |
| X-Irc | #ptxdist @freenode |
| X-Accept-Language | de,en |
| X-Accept-Content-Type | text/plain |
| X-Uptime | 07:45:18 up 18 days, 6 min, 51 users, load average: 0.19, 0.21, 0.20 |
| User-Agent | Mutt/1.5.21 (2010-09-15) |
| X-Sa-Exim-Connect-IP | 2001:67c:670:100:1d::c0 |
| X-Sa-Exim-Mail-From | sha@pengutronix.de |
| X-Sa-Exim-Scanned | No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false |
| X-Ptx-Original-Recipient | linux-kernel@vger.kernel.org |
| Sender | robomod@news.nic.it |
| List-ID | <linux-kernel.vger.kernel.org> |
| X-Mailing-List | linux-kernel@vger.kernel.org |
| Approved | robomod@news.nic.it |
| Lines | 42 |
| Organization | linux.* mail to news gateway |
| X-Original-Cc | Matthias Brugger <matthias.bgg@gmail.com>, Mike Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@codeaurora.org>, Heiko Stubner <heiko@sntech.de>, srv_heupstream@mediatek.com, Daniel Kurtz <djkurtz@chromium.org>, Ricky Liang <jcliang@chromium.org>, Rob Herring <robh+dt@kernel.org>, Sascha Hauer <kernel@pengutronix.de>, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org |
| X-Original-Date | Mon, 13 Jul 2015 07:45:49 +0200 |
| X-Original-Message-ID | <20150713054549.GC18700@pengutronix.de> |
| X-Original-References | <1436517574-17895-1-git-send-email-jamesjj.liao@mediatek.com> |
| X-Original-Sender | linux-kernel-owner@vger.kernel.org |
| Xref | aioe.org linux.kernel:1182528 |
Show key headers only | View raw
On Fri, Jul 10, 2015 at 04:39:31PM +0800, James Liao wrote: > Title changed. Previous title is "Add MT8173 MMPLL change rate support" > and can be found in [1]. > > This patchset contains some fixes for changing rate of PLLs, especially > for MMPLL. > > The first 2 patches are common fixes for PLLs, and the last patch is a > fix to support MT8173 MMPLL changing rate because its frequency setting > is different from other PLLs. > > changes since v2: > - Rebase to 4.2-rc1. > - Split fixes of PLL setting calculation to a separeted patch. > > changes since v1: > - Add a separated patch for mtk_pll_set_rate_regs(). > - Use a structure array to describe a div_table. > - Limit max frequency to div_table[0]. > - Minor changes such as static and comments. > > [1] https://lkml.org/lkml/2015/7/8/265 > > James Liao (3): > clk: mediatek: Fix PLL registers setting flow > clk: mediatek: Fix calculation of PLL rate settings > clk: mediatek: Add MT8173 MMPLL change rate support Acked-by: Sascha Hauer <s.hauer@pengutronix.de> Sascha -- Pengutronix e.K. | | Industrial Linux Solutions | http://www.pengutronix.de/ | Peiner Str. 6-8, 31137 Hildesheim, Germany | Phone: +49-5121-206917-0 | Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 | -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH v3 0/3] Fixes for MT8173 PLLs James Liao <jamesjj.liao@mediatek.com> - 2015-07-10 10:40 +0200 [PATCH v3 3/3] clk: mediatek: Add MT8173 MMPLL change rate support James Liao <jamesjj.liao@mediatek.com> - 2015-07-10 10:50 +0200 [PATCH v3 1/3] clk: mediatek: Fix PLL registers setting flow James Liao <jamesjj.liao@mediatek.com> - 2015-07-10 10:50 +0200 [PATCH v3 2/3] clk: mediatek: Fix calculation of PLL rate settings James Liao <jamesjj.liao@mediatek.com> - 2015-07-10 10:50 +0200 Re: [PATCH v3 0/3] Fixes for MT8173 PLLs Sascha Hauer <s.hauer@pengutronix.de> - 2015-07-13 07:50 +0200
csiph-web