Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > comp.programming.threads > #2681
| From | Ramine <ramine@1.1> |
|---|---|
| Newsgroups | comp.programming.threads |
| Subject | About VISC architecture |
| Date | 2014-11-15 16:45 -0800 |
| Organization | A noiseless patient Spider |
| Message-ID | <m48hgf$aos$3@dont-email.me> (permalink) |
Hello, I have took a look at the following link about the performance of the VISC architecture of Soft Machines... http://www.bit-tech.net/news/hardware/2014/10/24/soft-machines-visc/1 Notice that they are saying that Soft Machines says that: "The result, the team behind the technology claims, is a boost in instructions per cycle of 3-4 times compared to existing technologies resulting in a 2-4 times boost in performance per watt on both single- and multi-threaded applications.:" Am i misunderstanding here? cause from what i know about parallel programming, that scalability is dependant also on the serial part of the Amdahl equation, so in a "more" memory bound application it can not scale to 2-4 times, so how can they say that in general there VISC architecture boosts performance by 2-4 times ? is it a marketing move ? Thank you, Amine Moulay Ramdane.
Back to comp.programming.threads | Previous | Next — Next in thread | Find similar | Unroll thread
About VISC architecture Ramine <ramine@1.1> - 2014-11-15 16:45 -0800
Re: About VISC architecture Ramine <ramine@1.1> - 2014-11-15 17:04 -0800
Re: About VISC architecture Tom <mail2devnull@web.de> - 2014-11-24 15:23 +0100
csiph-web