Atmel 328 ext. interupts

Path	csiph.com!weretis.net!feeder6.news.weretis.net!nntp.club.cc.cmu.edu!micro-heart-of-gold.mit.edu!bloom-beacon.mit.edu!bloom-beacon.mit.edu!panix!ht
From	Hul Tytus <ht@panix.com>
Newsgroups	comp.arch.embedded
Subject	Atmel 328 ext. interupts
Date	Mon, 23 Apr 2018 20:29:23 +0000 (UTC)
Organization	PANIX Public Access Internet and UNIX, NYC
Lines	19
Message-ID	<pblfn3$203$1@reader1.panix.com> (permalink)
NNTP-Posting-Host	panix2.panix.com
X-Trace	reader1.panix.com 1524515363 2051 166.84.1.2 (23 Apr 2018 20:29:23 GMT)
X-Complaints-To	abuse@panix.com
NNTP-Posting-Date	Mon, 23 Apr 2018 20:29:23 +0000 (UTC)
User-Agent	nn/6.7.3
Xref	csiph.com comp.arch.embedded:27733

Show key headers only | View raw

comp.arch.embedded
Atmel 328 external interupts

	I'm debugging an Atmel AVR 328 that won't generate an external #0 
interupt. At present, the timer1 is generating an overflow interupt as would 
be expected. The input for the #0 ext. interupt (pin 4, d port #2) has been 
set to generate a mimic signal on another pin, which worked well.
	The setup for interupt 0 is:
  ldi areg, 2			; external interupt #0 occurrs on fallling edge
  sts EICRA, areg
  ldi areg, 1			; enable interupt #0
  sts EIMSK, areg
	The possibly of a "power management" bit needing attention exists or maybe 
a variation between the 328 and the 168 device that I've missed. 

Anyone have a suggestion?

Hul

Back to comp.arch.embedded | Previous | Next | Find similar | Unroll thread

Thread

Atmel 328 ext. interupts Hul Tytus <ht@panix.com> - 2018-04-23 20:29 +0000

csiph-web