Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > comp.arch.embedded > #27733 > unrolled thread
| Started by | Hul Tytus <ht@panix.com> |
|---|---|
| First post | 2018-04-23 20:29 +0000 |
| Last post | 2018-04-23 20:29 +0000 |
| Articles | 1 — 1 participant |
Back to article view | Back to comp.arch.embedded
Atmel 328 ext. interupts Hul Tytus <ht@panix.com> - 2018-04-23 20:29 +0000
| From | Hul Tytus <ht@panix.com> |
|---|---|
| Date | 2018-04-23 20:29 +0000 |
| Subject | Atmel 328 ext. interupts |
| Message-ID | <pblfn3$203$1@reader1.panix.com> |
comp.arch.embedded Atmel 328 external interupts I'm debugging an Atmel AVR 328 that won't generate an external #0 interupt. At present, the timer1 is generating an overflow interupt as would be expected. The input for the #0 ext. interupt (pin 4, d port #2) has been set to generate a mimic signal on another pin, which worked well. The setup for interupt 0 is: ldi areg, 2 ; external interupt #0 occurrs on fallling edge sts EICRA, areg ldi areg, 1 ; enable interupt #0 sts EIMSK, areg The possibly of a "power management" bit needing attention exists or maybe a variation between the 328 and the 168 device that I've missed. Anyone have a suggestion? Hul
Back to top | Article view | comp.arch.embedded
csiph-web