Freescale 9S12 Shared I/Os

Path	csiph.com!v102.xanadu-bbs.net!xanadu-bbs.net!news.glorb.com!border3.nntp.dca.giganews.com!Xl.tags.giganews.com!border1.nntp.dca.giganews.com!nntp.giganews.com!local2.nntp.dca.giganews.com!nntp.supernews.com!news.supernews.com.POSTED!not-for-mail
NNTP-Posting-Date	Mon, 19 Aug 2013 08:51:57 -0500
From	Randy Yates <yates@digitalsignallabs.com>
Newsgroups	comp.arch.embedded
Subject	Freescale 9S12 Shared I/Os
Organization	Digital Signal Labs
Date	Mon, 19 Aug 2013 09:51:57 -0400
Message-ID	<877gfhrdoi.fsf@digitalsignallabs.com> (permalink)
User-Agent	Gnus/5.13 (Gnus v5.13) Emacs/24.2 (gnu/linux)
Cancel-Lock	sha1:rYz0TVUBVOqiRrQx1jZ8mVBfsDI=
MIME-Version	1.0
Content-Type	text/plain
Lines	35
X-Trace	sv3-9VihLvFP6pnFon2DnbNtbayJ39FKv8IPlE/Mx/2Xa6vllOECGHVcQzWp8DHqHvRFm48RwbxZeft04py!veT5uY3sgCl1FlLzqxhoj7tCwTckq6kInULuYqR5+pzCqwtM5Omup8sQHmb+MteDL2LpCjaVNw==
X-Complaints-To	www.supernews.com/docs/abuse.html
X-DMCA-Complaints-To	www.supernews.com/docs/dmca.html
X-Abuse-and-DMCA-Info	Please be sure to forward a copy of ALL headers
X-Abuse-and-DMCA-Info	Otherwise we will be unable to process your complaint properly
X-Postfilter	1.3.40
X-Original-Bytes	2272
Xref	csiph.com comp.arch.embedded:13134

Show key headers only | View raw

Hi,

I have a requirement to use bits 6 and 7 of Port J on a Freescale
MC9S12DG128CPVE device as an IIC peripheral. It is not clear to me
whether or not, in addition to simply "turning on" the peripheral
via the IBEN bit in the IIC Bus Control Register (IBCR), manual
configuration of bits 6 and 7 on port J is required.

Specifically, I have the following questions on the configuration
for these bits:

  1. Do I need to do something to select these bits for the
  IIC module as opposed to GPIO, CAN or whatever other purposes
  these bits can be used for?

  2. Do I need to set the DDRJ (data direction register)?

  3. Do I need to set the RDRJ (reduced drive register)?

  4. Do I need to set the PERJ (pull device enable register)?

  5. Do I need to set the PPSJ (polarity select register)?

  6. Do I need to set the PIFJ (interrupt flag register)?

  7. Do I need to set the PPSJ (polarity select register)?

As I understand the PIM Block guide and the information about
"precedences" for this port, simply setting the IBEN bit in the IBCR is
all I need to do, provided no other peripheral for the port (e.g., CAN4)
is enabled. Is this correct?
-- 
Randy Yates
Digital Signal Labs
http://www.digitalsignallabs.com

Back to comp.arch.embedded | Previous | Next | Find similar | Unroll thread

Thread

Freescale 9S12 Shared I/Os Randy Yates <yates@digitalsignallabs.com> - 2013-08-19 09:51 -0400

csiph-web