Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1735674
| From | Łukasz Majewski <lukma@denx.de> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH 1/2] dts: display5: Device tree description of LWN's DISPLAY5 board |
| Date | 2017-09-20 11:50 +0200 |
| Message-ID | <urJNN-1dj-31@gated-at.bofh.it> (permalink) |
| References | <ur5Ql-7VK-1@gated-at.bofh.it> <ur6Mq-8un-31@gated-at.bofh.it> <urJuq-15w-23@gated-at.bofh.it> <urJE6-19d-17@gated-at.bofh.it> |
| Organization | DENX |
Hi Fabio, > Hi Lukasz, > > On Wed, Sep 20, 2017 at 6:22 AM, Łukasz Majewski <lukma@denx.de> wrote: > >> Could you be more specific here? >> >> The 0x80000000 corresponds to IMX_NO_PAD_CTL in pinctrl-imx.c, which >> prevents from manual GPIO control. >> >> The 0x80000000 value is the IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA11 (0x020E_0654) >> config data (16 bits only -> 0x0). >> >> Writing 0x0 to this register is perfectly fine for my application. >> >> >> I'm a bit in doubt to what I shall do more? > > As per the Reference Manual, the POR reset for > IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA11 is 0x1b0b0. > > 0x80000000 tells the kernel to not touch this IOMUX and use whatever > value comes from the bootloader. > > If your bootloader does not touch this register, then you probably > read 0x1b0b0 from it. > > In this case, please do this instead: > > MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29 0x1b0b0 > Ok. Thanks for explanation :-) -- Best regards, Lukasz Majewski -- DENX Software Engineering GmbH, Managing Director: Wolfgang Denk HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany Phone: (+49)-8142-66989-10 Fax: (+49)-8142-66989-80 Email: wd@denx.de
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH 1/2] dts: display5: Device tree description of LWN's DISPLAY5 board Lukasz Majewski <lukma@denx.de> - 2017-09-18 17:10 +0200
[PATCH 2/2] dts: Enable building of LWN's Display5 board Lukasz Majewski <lukma@denx.de> - 2017-09-18 17:10 +0200
Re: [PATCH 2/2] dts: Enable building of LWN's Display5 board Fabio Estevam <festevam@gmail.com> - 2017-09-18 18:10 +0200
Re: [PATCH 1/2] dts: display5: Device tree description of LWN's DISPLAY5 board Fabio Estevam <festevam@gmail.com> - 2017-09-18 18:10 +0200
Re: [PATCH 1/2] dts: display5: Device tree description of LWN's DISPLAY5 board Łukasz Majewski <lukma@denx.de> - 2017-09-20 11:30 +0200
Re: [PATCH 1/2] dts: display5: Device tree description of LWN's DISPLAY5 board Fabio Estevam <festevam@gmail.com> - 2017-09-20 11:40 +0200
Re: [PATCH 1/2] dts: display5: Device tree description of LWN's DISPLAY5 board Łukasz Majewski <lukma@denx.de> - 2017-09-20 11:50 +0200
csiph-web