Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1687413
| From | Suganath Prabu Subramani <suganath-prabu.subramani@broadcom.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH 02/13] mpt3sas: SGL to PRP Translation for I/Os to NVMe devices |
| Date | 2017-07-14 15:30 +0200 |
| Message-ID | <u38Po-413-7@gated-at.bofh.it> (permalink) |
| References | <u1Zbr-8vM-3@gated-at.bofh.it> <u1Zbs-8vM-5@gated-at.bofh.it> <u2dep-pC-17@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
Hi Keith,
We have made change and submitted V2 of patch set.
Thanks,
Suganath Prabu S
On Wed, Jul 12, 2017 at 5:34 AM, Keith Busch <keith.busch@intel.com> wrote:
> On Tue, Jul 11, 2017 at 01:55:02AM -0700, Suganath Prabu S wrote:
>> +/**
>> + * _base_check_pcie_native_sgl - This function is called for PCIe end devices to
>> + * determine if the driver needs to build a native SGL. If so, that native
>> + * SGL is built in the special contiguous buffers allocated especially for
>> + * PCIe SGL creation. If the driver will not build a native SGL, return
>> + * TRUE and a normal IEEE SGL will be built. Currently this routine
>> + * supports NVMe.
>> + * @ioc: per adapter object
>> + * @mpi_request: mf request pointer
>> + * @smid: system request message index
>> + * @scmd: scsi command
>> + * @pcie_device: points to the PCIe device's info
>> + *
>> + * Returns 0 if native SGL was built, 1 if no SGL was built
>> + */
>> +static int
>> +_base_check_pcie_native_sgl(struct MPT3SAS_ADAPTER *ioc,
>> + Mpi25SCSIIORequest_t *mpi_request, u16 smid, struct scsi_cmnd *scmd,
>> + struct _pcie_device *pcie_device)
>> +{
>
> <snip>
>
>> + /* Return 0, indicating we built a native SGL. */
>> + return 1;
>> +}
>
> This function doesn't return 0 ever. Not sure why it's here.
>
> Curious about your device, though, if a nvme native SGL can *not* be
> built, does the HBA firmware then buffer it in its local memory before
> sending/receiving to/from the host?
>
> And if a native SGL can be built, does the NVMe target DMA directly
> to/from host memory, giving a performance boost?
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH 02/13] mpt3sas: SGL to PRP Translation for I/Os to NVMe devices Suganath Prabu S <suganath-prabu.subramani@broadcom.com> - 2017-07-11 11:00 +0200
Re: [PATCH 02/13] mpt3sas: SGL to PRP Translation for I/Os to NVMe devices Keith Busch <keith.busch@intel.com> - 2017-07-11 18:20 +0200
Re: [PATCH 02/13] mpt3sas: SGL to PRP Translation for I/Os to NVMe devices Keith Busch <keith.busch@intel.com> - 2017-07-12 02:00 +0200
Re: [PATCH 02/13] mpt3sas: SGL to PRP Translation for I/Os to NVMe devices Suganath Prabu Subramani <suganath-prabu.subramani@broadcom.com> - 2017-07-14 15:30 +0200
Re: [PATCH 02/13] mpt3sas: SGL to PRP Translation for I/Os to NVMe devices kbuild test robot <lkp@intel.com> - 2017-07-12 04:30 +0200
csiph-web