Re: [PATCH v3] clk: imx: pllv3: support fractional multiplier on vf610 PLL1/PLL2

From	Stephen Boyd <sboyd@codeaurora.org>
Newsgroups	linux.kernel
Subject	Re: [PATCH v3] clk: imx: pllv3: support fractional multiplier on vf610 PLL1/PLL2
Date	2016-12-22 00:30 +0100
Message-ID	<sQYuB-1qn-23@gated-at.bofh.it> (permalink)
References	<sQ1kT-5f4-47@gated-at.bofh.it>
Organization	linux.* mail to news gateway

Show all headers | View raw

On 12/19, Nikita Yushchenko wrote:
> On vf610, PLL1 and PLL2 have registers to configure fractional part of
> frequency multiplier.
> 
> This patch adds support for these registers.
> 
> This fixes "fast system clock" issue on boards where bootloader sets
> fractional multiplier for PLL1.
> 
> Suggested-by: Andrey Smirnov <andrew.smirnov@gmail.com>
> CC: Chris Healy <cphealy@gmail.com>
> Signed-off-by: Nikita Yushchenko <nikita.yoush@cogentembedded.com>
> Tested-by: Andrey Smirnov <andrew.smirnov@gmail.com>
> ---

Applied to clk-next

-- 
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project

Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread

Thread

[PATCH v3] clk: imx: pllv3: support fractional multiplier on vf610 PLL1/PLL2 Nikita Yushchenko <nikita.yoush@cogentembedded.com> - 2016-12-19 09:20 +0100
  Re: [PATCH v3] clk: imx: pllv3: support fractional multiplier on  vf610 PLL1/PLL2 Stephen Boyd <sboyd@codeaurora.org> - 2016-12-22 00:30 +0100

csiph-web