Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > linux.kernel > #1354278

Re: [PATCH v3 3/7] clk: rockchip: add more mux parameters for new pll sources

From Heiko Stübner <heiko@sntech.de>
Newsgroups linux.kernel
Subject Re: [PATCH v3 3/7] clk: rockchip: add more mux parameters for new pll sources
Date 2016-03-09 18:00 +0100
Message-ID <raPCQ-2eF-47@gated-at.bofh.it> (permalink)
References <raCcx-1nR-1@gated-at.bofh.it> <raCcy-1nR-17@gated-at.bofh.it>
Organization linux.* mail to news gateway

Show all headers | View raw

Am Mittwoch, 9. März 2016, 10:37:03 schrieb Xing Zheng:
> Thers are only two parent PLLs that APLL and GPLL for core on the
> previous SoCs (RK3066/RK3188/RK3288/RK3368). Hence, we set fixed
> GPLL as alternate parent when core is switching freq.
> 
> Since RK3399 big.LITTLE architecture, we need to select and adapt
> more PLLs (ALPLL/ABPLL/DPLL/GPLL) sources.
> 
> Signed-off-by: Xing Zheng <zhengxing@rock-chips.com>

applied to my clk-branch for v4.7, with an adapted subject of
"clk: rockchip: allow varying mux parameters for cpuclk pll-sources"


Thanks
Heiko

Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread

Thread

[PATCH v3 0/7] Add more clock compatible features and support the RK3399 clock Xing Zheng <zhengxing@rock-chips.com> - 2016-03-09 03:40 +0100
  [PATCH v3 2/7] clk: rockchip: add dt-binding header for rk3399 Xing Zheng <zhengxing@rock-chips.com> - 2016-03-09 03:40 +0100
  [PATCH v3 3/7] clk: rockchip: add more mux parameters for new pll sources Xing Zheng <zhengxing@rock-chips.com> - 2016-03-09 03:40 +0100
    Re: [PATCH v3 3/7] clk: rockchip: add more mux parameters for new pll sources Heiko Stübner <heiko@sntech.de> - 2016-03-09 18:00 +0100
  [PATCH v3 1/7] dt-bindings: add bindings for rk3399 clock controller Xing Zheng <zhengxing@rock-chips.com> - 2016-03-09 03:40 +0100
  [PATCH v3 4/7] clk: rockchip: Add support for multiple clock providers Xing Zheng <zhengxing@rock-chips.com> - 2016-03-09 03:40 +0100
    Re: [PATCH v3 4/7] clk: rockchip: Add support for multiple clock providers Heiko Stübner <heiko@sntech.de> - 2016-03-09 23:30 +0100
      Re: [PATCH v3 4/7] clk: rockchip: Add support for multiple clock  providers Xing Zheng <zhengxing@rock-chips.com> - 2016-03-10 03:40 +0100
  [PATCH v3 5/7] clk: rockchip: add new pll-type for rk3399 and similar socs Xing Zheng <zhengxing@rock-chips.com> - 2016-03-09 03:50 +0100
    Re: [PATCH v3 5/7] clk: rockchip: add new pll-type for rk3399 and similar socs Heiko Stübner <heiko@sntech.de> - 2016-03-09 13:30 +0100
      Re: [PATCH v3 5/7] clk: rockchip: add new pll-type for rk3399 and  similar socs Xing Zheng <zhengxing@rock-chips.com> - 2016-03-10 04:30 +0100
  [PATCH v3 6/7] clk: rockchip: add a COMPOSITE_FRACMUX_NOGATE type Xing Zheng <zhengxing@rock-chips.com> - 2016-03-09 03:50 +0100
    Re: [PATCH v3 6/7] clk: rockchip: add a COMPOSITE_FRACMUX_NOGATE type Heiko Stübner <heiko@sntech.de> - 2016-03-09 13:40 +0100

csiph-web