Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > linux.kernel > #1428256

Re: [PATCH 0/5] Fix and improve clock controller for the RK322x SoCs

Show all headers | View raw

Am Dienstag, 21. Juni 2016, 12:53:26 schrieb Xing Zheng:
> Hi,
>   These patchset fix some clocks bugs, and improve clock configuration
> for i2s/spdif/MAC on RK322x SoCs.

applied to my clock-branch with the following changes:

- fixed the error in patch1 - missing ")" in
      COMPOSITE_FRAC(0, "i2s1_frac", "i2s1_src", CLK_SET_RATE_PARENT,
-                       RK3288_CLKSEL_CON(7), 0,
-                       RK3288_CLKGATE_CON(0), 11, GFLAGS),
+                       RK2928_CLKSEL_CON(7), 0,
+                       RK2928_CLKGATE_CON(0), 11, GFLAGS,

- adapted patch2 accordingly
- split out clock id addition into separate patches, as they need a shared 
branch. Xing please remember to add clock-ids to the header in separate 
patches.


Heiko

Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread

Thread

[PATCH 0/5] Fix and improve clock controller for the RK322x SoCs Xing Zheng <zhengxing@rock-chips.com> - 2016-06-21 07:00 +0200
  [PATCH 3/5] clk: rockchip: rk3228: export related i2s/spdif clocks Xing Zheng <zhengxing@rock-chips.com> - 2016-06-21 07:00 +0200
  [PATCH 4/5] clk: rockchip: rk3228: rename sclk_macphy_50m to sclk_mac_extclk Xing Zheng <zhengxing@rock-chips.com> - 2016-06-21 07:00 +0200
  [PATCH 5/5] clk: rockchip: rk3228: export related MAC clocks Xing Zheng <zhengxing@rock-chips.com> - 2016-06-21 07:10 +0200
  Re: [PATCH 0/5] Fix and improve clock controller for the RK322x SoCs Heiko Stuebner <heiko@sntech.de> - 2016-06-22 01:10 +0200
    Re: [PATCH 0/5] Fix and improve clock controller for the RK322x SoCs Xing Zheng <zhengxing@rock-chips.com> - 2016-06-22 03:20 +0200

csiph-web