Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1402747
| From | Matt Redfearn <matt.redfearn@imgtec.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH 2/3] MIPS: smp-cps: Clear Status IPL field when using EIC |
| Date | 2016-05-18 09:00 +0200 |
| Message-ID | <rA3Cx-6WR-9@gated-at.bofh.it> (permalink) |
| References | <rzOka-5Kj-9@gated-at.bofh.it> <rzOka-5Kj-27@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On 17/05/16 15:31, Paul Burton wrote: > When using an external interrupt controller (EIC) the interrupt mask > bits in the cop0 Status register are reused for the Interrupt Priority > Level, and any interrupts with a priority lower than the field will be > ignored. Clear the field to 0 by default such that all interrupts are > serviced. > > Signed-off-by: Paul Burton <paul.burton@imgtec.com> > --- > > arch/mips/kernel/smp-cps.c | 8 ++++++-- > 1 file changed, 6 insertions(+), 2 deletions(-) > > diff --git a/arch/mips/kernel/smp-cps.c b/arch/mips/kernel/smp-cps.c > index 253e140..f19f0d3 100644 > --- a/arch/mips/kernel/smp-cps.c > +++ b/arch/mips/kernel/smp-cps.c > @@ -307,8 +307,12 @@ static void cps_init_secondary(void) > if (cpu_has_mipsmt) > dmt(); > > - change_c0_status(ST0_IM, STATUSF_IP2 | STATUSF_IP3 | STATUSF_IP4 | > - STATUSF_IP5 | STATUSF_IP6 | STATUSF_IP7); > + if (cpu_has_veic) > + clear_c0_status(ST0_IM); > + else > + change_c0_status(ST0_IM, STATUSF_IP2 | STATUSF_IP3 | > + STATUSF_IP4 | STATUSF_IP5 | > + STATUSF_IP6 | STATUSF_IP7); > } > > static void cps_smp_finish(void) Hi Paul Reviewed-by: Matt Redfearn <matt.redfearn@imgtec.com> Tested-by: Matt Redfearn <matt.redfearn@imgtec.com> Thanks, Matt
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH 0/3] External Interrupt Controller (EIC) fixes Paul Burton <paul.burton@imgtec.com> - 2016-05-17 16:40 +0200
[PATCH 3/3] irqchip: mips-gic: Setup EIC mode on each CPU if it's in use Paul Burton <paul.burton@imgtec.com> - 2016-05-17 16:40 +0200
Re: [PATCH 3/3] irqchip: mips-gic: Setup EIC mode on each CPU if it's in use Matt Redfearn <matt.redfearn@imgtec.com> - 2016-05-18 09:00 +0200
[PATCH 2/3] MIPS: smp-cps: Clear Status IPL field when using EIC Paul Burton <paul.burton@imgtec.com> - 2016-05-17 16:40 +0200
Re: [PATCH 2/3] MIPS: smp-cps: Clear Status IPL field when using EIC Matt Redfearn <matt.redfearn@imgtec.com> - 2016-05-18 09:00 +0200
Re: [PATCH 0/3] External Interrupt Controller (EIC) fixes Thomas Gleixner <tglx@linutronix.de> - 2016-05-19 11:30 +0200
Re: [PATCH 0/3] External Interrupt Controller (EIC) fixes Ralf Baechle <ralf@linux-mips.org> - 2016-05-19 14:40 +0200
csiph-web