Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1347886
| From | Srinivas Kandagatla <srinivas.kandagatla@linaro.org> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH] clk: qcom: msm8960: Fix ce3_src register offset |
| Date | 2016-03-02 10:40 +0100 |
| Message-ID | <r8bqb-5KC-15@gated-at.bofh.it> (permalink) |
| References | <r83VF-sE-27@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On 02/03/16 01:30, Stephen Boyd wrote:
> The offset seems to have been copied from the sata clk. Fix it so
> that enabling the crypto engine source clk works.
>
> Cc: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
> Tested-by: Bjorn Andersson <bjorn.andersson@linaro.org>
> Fixes: 5f775498bdc4 ("clk: qcom: Fully support apq8064 global clock control")
> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
> ---
Good find :-)
Tested-by: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
> drivers/clk/qcom/gcc-msm8960.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/clk/qcom/gcc-msm8960.c b/drivers/clk/qcom/gcc-msm8960.c
> index 63ecd97f3793..0a0c1f533249 100644
> --- a/drivers/clk/qcom/gcc-msm8960.c
> +++ b/drivers/clk/qcom/gcc-msm8960.c
> @@ -2753,7 +2753,7 @@ static struct clk_rcg ce3_src = {
> },
> .freq_tbl = clk_tbl_ce3,
> .clkr = {
> - .enable_reg = 0x2c08,
> + .enable_reg = 0x36c0,
> .enable_mask = BIT(7),
> .hw.init = &(struct clk_init_data){
> .name = "ce3_src",
>
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH] clk: qcom: msm8960: Fix ce3_src register offset Stephen Boyd <sboyd@codeaurora.org> - 2016-03-02 02:40 +0100 Re: [PATCH] clk: qcom: msm8960: Fix ce3_src register offset Srinivas Kandagatla <srinivas.kandagatla@linaro.org> - 2016-03-02 10:40 +0100
csiph-web