Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1325596
| From | Paul Burton <paul.burton@imgtec.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH 1/3] MIPS: Add M6250 PRID & cpu_type_enum values |
| Date | 2016-02-03 17:20 +0100 |
| Message-ID | <qY8jT-4ft-5@gated-at.bofh.it> (permalink) |
| References | <qY8jT-4ft-3@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
Define the processor ID for the M6250 CPU and add a value to the enum
cpu_type_enum for the core.
Signed-off-by: Paul Burton <paul.burton@imgtec.com>
---
arch/mips/include/asm/cpu.h | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/arch/mips/include/asm/cpu.h b/arch/mips/include/asm/cpu.h
index 7908dc2..96b7dd1 100644
--- a/arch/mips/include/asm/cpu.h
+++ b/arch/mips/include/asm/cpu.h
@@ -122,6 +122,7 @@
#define PRID_IMP_M5150 0xa700
#define PRID_IMP_P5600 0xa800
#define PRID_IMP_I6400 0xa900
+#define PRID_IMP_M6250 0xab00
/*
* These are the PRID's for when 23:16 == PRID_COMP_SIBYTE
@@ -309,7 +310,7 @@ enum cpu_type_enum {
CPU_ALCHEMY, CPU_PR4450, CPU_BMIPS32, CPU_BMIPS3300, CPU_BMIPS4350,
CPU_BMIPS4380, CPU_BMIPS5000, CPU_JZRISC, CPU_LOONGSON1, CPU_M14KC,
CPU_M14KEC, CPU_INTERAPTIV, CPU_P5600, CPU_PROAPTIV, CPU_1074K, CPU_M5150,
- CPU_I6400, CPU_P6600,
+ CPU_I6400, CPU_P6600, CPU_M6250,
/*
* MIPS64 class processors
--
2.7.0
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH 0/3] Imagination Technologies MIPS M6250 CPU support Paul Burton <paul.burton@imgtec.com> - 2016-02-03 17:20 +0100 [PATCH 1/3] MIPS: Add M6250 PRID & cpu_type_enum values Paul Burton <paul.burton@imgtec.com> - 2016-02-03 17:20 +0100 [PATCH 3/3] MIPS: Probe the M6250 CPU Paul Burton <paul.burton@imgtec.com> - 2016-02-03 17:20 +0100 [PATCH 2/3] MIPS: Add M6250 cases to CPU switch statements Paul Burton <paul.burton@imgtec.com> - 2016-02-03 17:20 +0100
csiph-web