Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1183816
| From | Will Deacon <will.deacon@arm.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH 1/5] atomics: add acquire/release/relaxed variants of some atomic operations |
| Date | 2015-07-14 18:00 +0200 |
| Message-ID | <pMaMG-4Md-25@gated-at.bofh.it> (permalink) |
| References | (4 earlier) <pM66l-189-5@gated-at.bofh.it> <pM6g3-1qz-25@gated-at.bofh.it> <pM6zo-1xb-15@gated-at.bofh.it> <pM6J3-1AF-9@gated-at.bofh.it> <pM6J4-1AF-21@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On Tue, Jul 14, 2015 at 12:38:01PM +0100, Peter Zijlstra wrote: > On Tue, Jul 14, 2015 at 12:31:47PM +0100, Will Deacon wrote: > > #ifndef atomic_add > > #define atomic_add(args...) (void)atomic_add_return_relaxed(args); > > > > It would mean a new architecture only has to define a barrier instruction > > and a handful of relaxed atomics for a bare-minimum atomic.h avoiding > > spinlocks. > > Look at include/asm-generic/atomic.h, all you need is a cmpxchg(). > > We could easily change that to be cmpxchg_relaxed() and a few barriers. Ok, I'll leave that part for now and implement your original suggestion as a starting point. Will -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH 1/5] atomics: add acquire/release/relaxed variants of some atomic operations Will Deacon <will.deacon@arm.com> - 2015-07-13 14:40 +0200 Re: [PATCH 1/5] atomics: add acquire/release/relaxed variants of some atomic operations Will Deacon <will.deacon@arm.com> - 2015-07-14 18:00 +0200
csiph-web