Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1163733
| From | Ma Jun <majun258@huawei.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH v2 3/3] dt-binding:Documents the mbigen bindings |
| Date | 2015-06-12 05:00 +0200 |
| Message-ID | <pAnmi-F3-11@gated-at.bofh.it> (permalink) |
| References | <pAnmh-F3-3@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
Add the mbigen msi interrupt controller bindings document
Signed-off-by: Ma Jun <majun258@huawei.com>
---
Documentation/devicetree/bindings/arm/mbigen.txt | 59 ++++++++++++++++++++++
1 files changed, 59 insertions(+), 0 deletions(-)
create mode 100644 Documentation/devicetree/bindings/arm/mbigen.txt
diff --git a/Documentation/devicetree/bindings/arm/mbigen.txt b/Documentation/devicetree/bindings/arm/mbigen.txt
new file mode 100644
index 0000000..c7c261b
--- /dev/null
+++ b/Documentation/devicetree/bindings/arm/mbigen.txt
@@ -0,0 +1,59 @@
+Hisilicon mbigen device tree bindings.
+=======================================
+
+Mbigen means: message based interrupt generator.
+
+MBI is kind of msi interrupt only used on Non-PCI devices.
+
+To reduce the wired interrupt number connected to GIC,
+Hisilicon designed mbigen to collect and generate interrupt.
+
+
+Non-pci devices can connect to mbigen and gnerate the inteerrupt
+by wirtting ITS register.
+
+The mbigen and devices connect to mbigen have the following properties:
+
+
+Mbigen required properties:
+-------------------------------------------
+-compatible: Should be "hisilicon,mbi-gen"
+-msi-parent: should specified the ITS mbigen connected
+-interrupt controller: Identifies the node as an interrupt controller
+- #interrupt-cells : Specifies the number of cells needed to encode an
+ interrupt source. The value is 2 for now.
+
+ The 1st cell is the interrupt number(Hwirq).This value depends on
+ the Soc design.
+
+ The 2nd cell is the interrupt trigger type, encoded as follows:
+ 1 = edge triggered
+ 4 = level triggered
+
+- reg: Specifies the base physical address and size of the ITS
+ registers.
+
+Examples:
+
+ mbigen_pa: interrupt-controller@4c030000 {
+ compatible = "hisilicon,mbi-gen";
+ msi-parent = <&its_pa>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ reg = <0x4c030000 0x10000>;
+ };
+
+Device connect to mbigen required properties:
+----------------------------------------------------
+-interrupt-parent: Specifies the mbigen node which device connected.
+-interrupts:specifies the interrupt source.The first cell is hwirq num, the
+ second number is trigger type.
+
+Examples:
+ usb0: ehci@a1000000 {
+ compatible = "generic-ehci";
+ interrupt-parent = <&mbigen_pa>;
+ reg = <0xa1000000 0x10000>;
+ interrupts = <20 4>;
+ };
+
--
1.7.1
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH v2 0/3] IRQ/Gic-V3:Support Mbigen interrupt controller Ma Jun <majun258@huawei.com> - 2015-06-12 05:00 +0200
[PATCH v2 2/3] IRQ/Gic-V3: Change arm-gic-its to support the Mbigen interrupt Ma Jun <majun258@huawei.com> - 2015-06-12 05:00 +0200
Re: [PATCH v2 2/3] IRQ/Gic-V3: Change arm-gic-its to support the Mbigen interrupt "majun (F)" <majun258@huawei.com> - 2015-06-15 09:10 +0200
[PATCH v2 3/3] dt-binding:Documents the mbigen bindings Ma Jun <majun258@huawei.com> - 2015-06-12 05:00 +0200
[PATCH v2 1/3] IRQ/Gic-V3: Add mbigen driver to support mbigen interrupt controller Ma Jun <majun258@huawei.com> - 2015-06-12 05:00 +0200
csiph-web