Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1734001 > unrolled thread
| Started by | Fabrice Gasnier <fabrice.gasnier@st.com> |
|---|---|
| First post | 2017-09-18 12:10 +0200 |
| Last post | 2017-09-24 14:10 +0200 |
| Articles | 3 — 2 participants |
Back to article view | Back to linux.kernel
[PATCH 0/3] iio: trigger: stm32-timers fixes Fabrice Gasnier <fabrice.gasnier@st.com> - 2017-09-18 12:10 +0200
[PATCH 1/3] iio: trigger: stm32-timer: preset shouldn't be buffered Fabrice Gasnier <fabrice.gasnier@st.com> - 2017-09-18 12:10 +0200
Re: [PATCH 1/3] iio: trigger: stm32-timer: preset shouldn't be buffered Jonathan Cameron <jic23@kernel.org> - 2017-09-24 14:10 +0200
| From | Fabrice Gasnier <fabrice.gasnier@st.com> |
|---|---|
| Date | 2017-09-18 12:10 +0200 |
| Subject | [PATCH 0/3] iio: trigger: stm32-timers fixes |
| Message-ID | <ur1a2-4VA-21@gated-at.bofh.it> |
This fixes misc corner cases observed when using stm32-timers: - reload value is shadowed, after 1st write, or when doing successive configurations (using sampling_frequency, then counter) - clock needs to be enabled before using master->slave configuration Fabrice Gasnier (3): iio: trigger: stm32-timer: preset shouldn't be buffered iio: trigger: stm32-timer: fix a corner case to write preset iio: trigger: stm32-timer: enable clock when in master mode drivers/iio/trigger/stm32-timer-trigger.c | 64 ++++++++++++++++++++++--------- 1 file changed, 45 insertions(+), 19 deletions(-) -- 1.9.1
[toc] | [next] | [standalone]
| From | Fabrice Gasnier <fabrice.gasnier@st.com> |
|---|---|
| Date | 2017-09-18 12:10 +0200 |
| Subject | [PATCH 1/3] iio: trigger: stm32-timer: preset shouldn't be buffered |
| Message-ID | <ur1a3-4VA-43@gated-at.bofh.it> |
| In reply to | #1734001 |
Currently, setting preset value (ARR) will update directly 'Auto reload
value' only on 1st write access. But then, ARPE is set. This makes
ARR a shadow register. Preset value should be updated upon each
write request: ensure ARPE is 0. This fixes successive writes to
preset attribute.
Fixes: 4adec7da0536 ("iio: stm32 trigger: Add quadrature encoder device")
Signed-off-by: Fabrice Gasnier <fabrice.gasnier@st.com>
---
drivers/iio/trigger/stm32-timer-trigger.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/drivers/iio/trigger/stm32-timer-trigger.c b/drivers/iio/trigger/stm32-timer-trigger.c
index 9b90534..34cc25b 100644
--- a/drivers/iio/trigger/stm32-timer-trigger.c
+++ b/drivers/iio/trigger/stm32-timer-trigger.c
@@ -715,8 +715,9 @@ static ssize_t stm32_count_set_preset(struct iio_dev *indio_dev,
if (ret)
return ret;
+ /* TIMx_ARR register shouldn't be buffered (ARPE=0) */
+ regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_ARPE, 0);
regmap_write(priv->regmap, TIM_ARR, preset);
- regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_ARPE, TIM_CR1_ARPE);
return len;
}
--
1.9.1
[toc] | [prev] | [next] | [standalone]
| From | Jonathan Cameron <jic23@kernel.org> |
|---|---|
| Date | 2017-09-24 14:10 +0200 |
| Subject | Re: [PATCH 1/3] iio: trigger: stm32-timer: preset shouldn't be buffered |
| Message-ID | <utdTs-5b-13@gated-at.bofh.it> |
| In reply to | #1734005 |
On Mon, 18 Sep 2017 12:05:30 +0200
Fabrice Gasnier <fabrice.gasnier@st.com> wrote:
> Currently, setting preset value (ARR) will update directly 'Auto reload
> value' only on 1st write access. But then, ARPE is set. This makes
> ARR a shadow register. Preset value should be updated upon each
> write request: ensure ARPE is 0. This fixes successive writes to
> preset attribute.
>
> Fixes: 4adec7da0536 ("iio: stm32 trigger: Add quadrature encoder device")
>
> Signed-off-by: Fabrice Gasnier <fabrice.gasnier@st.com>
Applied to the fixes-togreg-post-rc1 branch of iio.git and marked
for stable.
Thanks,
Jonathan
> ---
> drivers/iio/trigger/stm32-timer-trigger.c | 3 ++-
> 1 file changed, 2 insertions(+), 1 deletion(-)
>
> diff --git a/drivers/iio/trigger/stm32-timer-trigger.c b/drivers/iio/trigger/stm32-timer-trigger.c
> index 9b90534..34cc25b 100644
> --- a/drivers/iio/trigger/stm32-timer-trigger.c
> +++ b/drivers/iio/trigger/stm32-timer-trigger.c
> @@ -715,8 +715,9 @@ static ssize_t stm32_count_set_preset(struct iio_dev *indio_dev,
> if (ret)
> return ret;
>
> + /* TIMx_ARR register shouldn't be buffered (ARPE=0) */
> + regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_ARPE, 0);
> regmap_write(priv->regmap, TIM_ARR, preset);
> - regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_ARPE, TIM_CR1_ARPE);
>
> return len;
> }
[toc] | [prev] | [standalone]
Back to top | Article view | linux.kernel
csiph-web