Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1732077 > unrolled thread
| Started by | Fahad Kunnathadi <fahad.kunnathadi@dexceldesigns.com> |
|---|---|
| First post | 2017-09-14 09:40 +0200 |
| Last post | 2017-09-15 16:20 +0200 |
| Articles | 4 — 2 participants |
Back to article view | Back to linux.kernel
[PATCH] net: phy: Fix mask value write on gmii2rgmii converter speed register. Fahad Kunnathadi <fahad.kunnathadi@dexceldesigns.com> - 2017-09-14 09:40 +0200
Re: [PATCH] net: phy: Fix mask value write on gmii2rgmii converter speed register. Andrew Lunn <andrew@lunn.ch> - 2017-09-14 17:10 +0200
Re: [PATCH] net: phy: Fix mask value write on gmii2rgmii converter speed register. Fahad Kunnathadi <fahad.kunnathadi@dexceldesigns.com> - 2017-09-15 09:20 +0200
Re: [PATCH] net: phy: Fix mask value write on gmii2rgmii converter speed register. Andrew Lunn <andrew@lunn.ch> - 2017-09-15 16:20 +0200
| From | Fahad Kunnathadi <fahad.kunnathadi@dexceldesigns.com> |
|---|---|
| Date | 2017-09-14 09:40 +0200 |
| Subject | [PATCH] net: phy: Fix mask value write on gmii2rgmii converter speed register. |
| Message-ID | <upwUG-25C-9@gated-at.bofh.it> |
To clear Speed Selection in MDIO control register(0x10), ie, clear bits 6 and 13 to zero while keeping other bits same. Before AND operation,The Mask value has to be perform with bitwise NOT operation (ie, ~ operator) This patch clears current speed selection before writing the new speed settings to gmii2rgmii converter Signed-off-by: Fahad Kunnathadi <fahad.kunnathadi@dexceldesigns.com> --- drivers/net/phy/xilinx_gmii2rgmii.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/net/phy/xilinx_gmii2rgmii.c b/drivers/net/phy/xilinx_gmii2rgmii.c index d15dd39..2e5150b 100644 --- a/drivers/net/phy/xilinx_gmii2rgmii.c +++ b/drivers/net/phy/xilinx_gmii2rgmii.c @@ -44,7 +44,7 @@ static int xgmiitorgmii_read_status(struct phy_device *phydev) priv->phy_drv->read_status(phydev); val = mdiobus_read(phydev->mdio.bus, priv->addr, XILINX_GMII2RGMII_REG); - val &= XILINX_GMII2RGMII_SPEED_MASK; + val &= ~XILINX_GMII2RGMII_SPEED_MASK; if (phydev->speed == SPEED_1000) val |= BMCR_SPEED1000; -- 1.9.1
[toc] | [next] | [standalone]
| From | Andrew Lunn <andrew@lunn.ch> |
|---|---|
| Date | 2017-09-14 17:10 +0200 |
| Subject | Re: [PATCH] net: phy: Fix mask value write on gmii2rgmii converter speed register. |
| Message-ID | <upDW9-6Ei-13@gated-at.bofh.it> |
| In reply to | #1732077 |
On Thu, Sep 14, 2017 at 12:46:31PM +0530, Fahad Kunnathadi wrote:
> To clear Speed Selection in MDIO control register(0x10),
> ie, clear bits 6 and 13 to zero while keeping other bits same.
> Before AND operation,The Mask value has to be perform with bitwise NOT
> operation (ie, ~ operator)
>
> This patch clears current speed selection before writing the
> new speed settings to gmii2rgmii converter
Hi Fahad
I expect you will find other issues with this driver. I pointed some
out at the time it is submitted, but the developers went quiet as soon
as it was accepted.
Anyway, please ensure David Miller <davem@davemloft.net> gets a copy.
The subject line should be:
[PATCH net] net: phy: Fix mask value write on gmii2rgmii converter speed register.
and include a fixes tag:
Fixes: f411a6160bd4 ("net: phy: Add gmiitorgmii converter support")
Reviewed-by: Andrew Lunn <andrew@lunn.ch>
Andrew
[toc] | [prev] | [next] | [standalone]
| From | Fahad Kunnathadi <fahad.kunnathadi@dexceldesigns.com> |
|---|---|
| Date | 2017-09-15 09:20 +0200 |
| Subject | Re: [PATCH] net: phy: Fix mask value write on gmii2rgmii converter speed register. |
| Message-ID | <upT4S-7Zg-7@gated-at.bofh.it> |
| In reply to | #1732345 |
Hi Andrew,
Thank you for review and comments.
I will review this driver code with any review comments before, and update you if I could find any..
Best Regards
Fahad K
----- Original Message -----
From: "Andrew Lunn" <andrew@lunn.ch>
To: "Fahad Kunnathadi" <fahad.kunnathadi@dexceldesigns.com>
Cc: "f fainelli" <f.fainelli@gmail.com>, netdev@vger.kernel.org, "Michal Simek" <michal.simek@xilinx.com>, linux-kernel@vger.kernel.org, "soren brinkmann" <soren.brinkmann@xilinx.com>, linux-arm-kernel@lists.infradead.org
Sent: Thursday, September 14, 2017 8:04:54 PM
Subject: Re: [PATCH] net: phy: Fix mask value write on gmii2rgmii converter speed register.
On Thu, Sep 14, 2017 at 12:46:31PM +0530, Fahad Kunnathadi wrote:
> To clear Speed Selection in MDIO control register(0x10),
> ie, clear bits 6 and 13 to zero while keeping other bits same.
> Before AND operation,The Mask value has to be perform with bitwise NOT
> operation (ie, ~ operator)
>
> This patch clears current speed selection before writing the
> new speed settings to gmii2rgmii converter
Hi Fahad
I expect you will find other issues with this driver. I pointed some
out at the time it is submitted, but the developers went quiet as soon
as it was accepted.
Anyway, please ensure David Miller <davem@davemloft.net> gets a copy.
The subject line should be:
[PATCH net] net: phy: Fix mask value write on gmii2rgmii converter speed register.
and include a fixes tag:
Fixes: f411a6160bd4 ("net: phy: Add gmiitorgmii converter support")
Reviewed-by: Andrew Lunn <andrew@lunn.ch>
Andrew
[toc] | [prev] | [next] | [standalone]
| From | Andrew Lunn <andrew@lunn.ch> |
|---|---|
| Date | 2017-09-15 16:20 +0200 |
| Subject | Re: [PATCH] net: phy: Fix mask value write on gmii2rgmii converter speed register. |
| Message-ID | <upZDj-3Xx-9@gated-at.bofh.it> |
| In reply to | #1732345 |
> Can you please point me to that email? I assume you can search the email lists just as well as i can. Andrew
[toc] | [prev] | [standalone]
Back to top | Article view | linux.kernel
csiph-web