Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > linux.kernel > #1720509 > unrolled thread

Re: [PATCH 3.16 032/134] MIPS: Loongson-3: Select MIPS_L1_CACHE_SHIFT_6

Back to article view | Back to linux.kernel

This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by below is the oldest one visible, not the original post.

Contents

  Re: [PATCH 3.16 032/134] MIPS: Loongson-3: Select  MIPS_L1_CACHE_SHIFT_6 Ben Hutchings <ben@decadent.org.uk> - 2017-08-26 02:40 +0200

#1720509 — Re: [PATCH 3.16 032/134] MIPS: Loongson-3: Select MIPS_L1_CACHE_SHIFT_6

[Multipart message — attachments visible in raw view] — view raw

On Mon, 2017-08-21 at 10:24 +0800, Huacai Chen wrote:
> 3.16 doesn't need this, because 3.16 doesn't support Loongson-3 R2/R3.

Thanks, I'll drop this.

Ben.

> Huacai
> 
> > On Fri, Aug 18, 2017 at 9:13 PM, Ben Hutchings <ben@decadent.org.uk> wrote:
> > 3.16.47-rc1 review patch.  If anyone has any objections, please let me know.
> > 
> > ------------------
> > 
> > > > From: Huacai Chen <chenhc@lemote.com>
> > 
> > commit 17c99d9421695a0e0de18bf1e7091d859e20ec1d upstream.
> > 
> > Some newer Loongson-3 have 64 bytes cache lines, so select
> > MIPS_L1_CACHE_SHIFT_6.
> > 
> > Signed-off-by: Huacai Chen <chenhc@lemote.com>
> > Cc: John Crispin <john@phrozen.org>
> > Cc: Steven J . Hill <Steven.Hill@caviumnetworks.com>
> > Cc: Fuxin Zhang <zhangfx@lemote.com>
> > Cc: Zhangjin Wu <wuzhangjin@gmail.com>
> > Cc: linux-mips@linux-mips.org
> > Patchwork: https://patchwork.linux-mips.org/patch/15755/
> > Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
> > [bwh: Backported to 3.16: adjust context]
> > Signed-off-by: Ben Hutchings <ben@decadent.org.uk>
> > ---
> >  arch/mips/Kconfig | 1 +
> >  1 file changed, 1 insertion(+)
> > 
> > --- a/arch/mips/Kconfig
> > +++ b/arch/mips/Kconfig
> > @@ -1193,6 +1193,7 @@ config CPU_LOONGSON3
> >         select CPU_SUPPORTS_HUGEPAGES
> >         select WEAK_ORDERING
> >         select WEAK_REORDERING_BEYOND_LLSC
> > +       select MIPS_L1_CACHE_SHIFT_6
> >         help
> >                 The Loongson 3 processor implements the MIPS64R2 instruction
> >                 set with many extensions.
> > 
> > 
-- 
Ben Hutchings
One of the nice things about standards is that there are so many of
them.

[toc] | [standalone]

Back to top | Article view | linux.kernel

csiph-web