Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1716843 > unrolled thread
| Started by | Maxime Ripard <maxime.ripard@free-electrons.com> |
|---|---|
| First post | 2017-08-21 22:30 +0200 |
| Last post | 2017-08-24 03:50 +0200 |
| Articles | 4 — 2 participants |
Back to article view | Back to linux.kernel
This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by
below is the oldest one visible, not the original post.
Re: [PATCH v2 1/3] media: V3s: Add support for Allwinner CSI. Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-08-21 22:30 +0200
Re: [PATCH v2 1/3] media: V3s: Add support for Allwinner CSI. Yong <yong.deng@magewell.com> - 2017-08-23 04:50 +0200
Re: [PATCH v2 1/3] media: V3s: Add support for Allwinner CSI. Maxime Ripard <maxime.ripard@free-electrons.com> - 2017-08-23 21:30 +0200
Re: [PATCH v2 1/3] media: V3s: Add support for Allwinner CSI. Yong <yong.deng@magewell.com> - 2017-08-24 03:50 +0200
| From | Maxime Ripard <maxime.ripard@free-electrons.com> |
|---|---|
| Date | 2017-08-21 22:30 +0200 |
| Subject | Re: [PATCH v2 1/3] media: V3s: Add support for Allwinner CSI. |
| Message-ID | <uh1uG-Ac-25@gated-at.bofh.it> |
[Multipart message — attachments visible in raw view] — view raw
Hi Baruch,
On Sun, Jul 30, 2017 at 09:08:01AM +0300, Baruch Siach wrote:
> On Fri, Jul 28, 2017 at 06:02:33PM +0200, Maxime Ripard wrote:
> > Hi,
> >
> > Thanks for the second iteration!
> >
> > On Thu, Jul 27, 2017 at 01:01:35PM +0800, Yong Deng wrote:
> > > Allwinner V3s SoC have two CSI module. CSI0 is used for MIPI interface
> > > and CSI1 is used for parallel interface. This is not documented in
> > > datasheet but by testing and guess.
> > >
> > > This patch implement a v4l2 framework driver for it.
> > >
> > > Currently, the driver only support the parallel interface. MIPI-CSI2,
> > > ISP's support are not included in this patch.
> > >
> > > Signed-off-by: Yong Deng <yong.deng@magewell.com>
>
> [...]
>
> > > +#ifdef DEBUG
> > > +static void sun6i_csi_dump_regs(struct sun6i_csi_dev *sdev)
> > > +{
> > > + struct regmap *regmap = sdev->regmap;
> > > + u32 val;
> > > +
> > > + regmap_read(regmap, CSI_EN_REG, &val);
> > > + printk("CSI_EN_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_IF_CFG_REG, &val);
> > > + printk("CSI_IF_CFG_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_CAP_REG, &val);
> > > + printk("CSI_CAP_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_SYNC_CNT_REG, &val);
> > > + printk("CSI_SYNC_CNT_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_FIFO_THRS_REG, &val);
> > > + printk("CSI_FIFO_THRS_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_PTN_LEN_REG, &val);
> > > + printk("CSI_PTN_LEN_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_PTN_ADDR_REG, &val);
> > > + printk("CSI_PTN_ADDR_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_VER_REG, &val);
> > > + printk("CSI_VER_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_CH_CFG_REG, &val);
> > > + printk("CSI_CH_CFG_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_CH_SCALE_REG, &val);
> > > + printk("CSI_CH_SCALE_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_CH_F0_BUFA_REG, &val);
> > > + printk("CSI_CH_F0_BUFA_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_CH_F1_BUFA_REG, &val);
> > > + printk("CSI_CH_F1_BUFA_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_CH_F2_BUFA_REG, &val);
> > > + printk("CSI_CH_F2_BUFA_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_CH_STA_REG, &val);
> > > + printk("CSI_CH_STA_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_CH_INT_EN_REG, &val);
> > > + printk("CSI_CH_INT_EN_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_CH_INT_STA_REG, &val);
> > > + printk("CSI_CH_INT_STA_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_CH_FLD1_VSIZE_REG, &val);
> > > + printk("CSI_CH_FLD1_VSIZE_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_CH_HSIZE_REG, &val);
> > > + printk("CSI_CH_HSIZE_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_CH_VSIZE_REG, &val);
> > > + printk("CSI_CH_VSIZE_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_CH_BUF_LEN_REG, &val);
> > > + printk("CSI_CH_BUF_LEN_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_CH_FLIP_SIZE_REG, &val);
> > > + printk("CSI_CH_FLIP_SIZE_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_CH_FRM_CLK_CNT_REG, &val);
> > > + printk("CSI_CH_FRM_CLK_CNT_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_CH_ACC_ITNL_CLK_CNT_REG, &val);
> > > + printk("CSI_CH_ACC_ITNL_CLK_CNT_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_CH_FIFO_STAT_REG, &val);
> > > + printk("CSI_CH_FIFO_STAT_REG=0x%x\n", val);
> > > + regmap_read(regmap, CSI_CH_PCLK_STAT_REG, &val);
> > > + printk("CSI_CH_PCLK_STAT_REG=0x%x\n", val);
> > > +}
> > > +#endif
> >
> > You can already dump a regmap through debugfs, that's redundant.
>
> The advantage of in-code registers dump routine is the ability to
> synchronize the snapshot with the driver code execution. This is
> particularly important for the capture statistics registers. I have
> found it useful here.
You also have the option to use the traces to do that, but if that's
useful, this should be added to regmap itself. It can benefit others
too.
> > > +static irqreturn_t sun6i_csi_isr(int irq, void *dev_id)
> > > +{
> > > + struct sun6i_csi_dev *sdev = (struct sun6i_csi_dev *)dev_id;
> > > + struct regmap *regmap = sdev->regmap;
> > > + u32 status;
> > > +
> > > + regmap_read(regmap, CSI_CH_INT_STA_REG, &status);
> > > +
> > > + if ((status & CSI_CH_INT_STA_FIFO0_OF_PD) ||
> > > + (status & CSI_CH_INT_STA_FIFO1_OF_PD) ||
> > > + (status & CSI_CH_INT_STA_FIFO2_OF_PD) ||
> > > + (status & CSI_CH_INT_STA_HB_OF_PD)) {
> > > + regmap_write(regmap, CSI_CH_INT_STA_REG, status);
> > > + regmap_update_bits(regmap, CSI_EN_REG, CSI_EN_CSI_EN, 0);
> > > + regmap_update_bits(regmap, CSI_EN_REG, CSI_EN_CSI_EN,
> > > + CSI_EN_CSI_EN);
> >
> > You need to enable / disable it at every frame? How do you deal with
> > double buffering? (or did you choose to ignore it for now?)
>
> These *_OF_PD status bits indicate an overflow error condition.
Shouldn't we return an error code then? The names of these flags could
be better too.
Maxime
--
Maxime Ripard, Free Electrons
Embedded Linux and Kernel engineering
http://free-electrons.com
[toc] | [next] | [standalone]
| From | Yong <yong.deng@magewell.com> |
|---|---|
| Date | 2017-08-23 04:50 +0200 |
| Message-ID | <uhtTY-34H-3@gated-at.bofh.it> |
| In reply to | #1716843 |
On Mon, 21 Aug 2017 22:21:45 +0200
Maxime Ripard <maxime.ripard@free-electrons.com> wrote:
> Hi Baruch,
>
> On Sun, Jul 30, 2017 at 09:08:01AM +0300, Baruch Siach wrote:
> > On Fri, Jul 28, 2017 at 06:02:33PM +0200, Maxime Ripard wrote:
> > > Hi,
> > >
> > > Thanks for the second iteration!
> > >
> > > On Thu, Jul 27, 2017 at 01:01:35PM +0800, Yong Deng wrote:
> > > > Allwinner V3s SoC have two CSI module. CSI0 is used for MIPI interface
> > > > and CSI1 is used for parallel interface. This is not documented in
> > > > datasheet but by testing and guess.
> > > >
> > > > This patch implement a v4l2 framework driver for it.
> > > >
> > > > Currently, the driver only support the parallel interface. MIPI-CSI2,
> > > > ISP's support are not included in this patch.
> > > >
> > > > Signed-off-by: Yong Deng <yong.deng@magewell.com>
> >
> > [...]
> >
> > > > +#ifdef DEBUG
> > > > +static void sun6i_csi_dump_regs(struct sun6i_csi_dev *sdev)
> > > > +{
> > > > + struct regmap *regmap = sdev->regmap;
> > > > + u32 val;
> > > > +
> > > > + regmap_read(regmap, CSI_EN_REG, &val);
> > > > + printk("CSI_EN_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_IF_CFG_REG, &val);
> > > > + printk("CSI_IF_CFG_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_CAP_REG, &val);
> > > > + printk("CSI_CAP_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_SYNC_CNT_REG, &val);
> > > > + printk("CSI_SYNC_CNT_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_FIFO_THRS_REG, &val);
> > > > + printk("CSI_FIFO_THRS_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_PTN_LEN_REG, &val);
> > > > + printk("CSI_PTN_LEN_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_PTN_ADDR_REG, &val);
> > > > + printk("CSI_PTN_ADDR_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_VER_REG, &val);
> > > > + printk("CSI_VER_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_CH_CFG_REG, &val);
> > > > + printk("CSI_CH_CFG_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_CH_SCALE_REG, &val);
> > > > + printk("CSI_CH_SCALE_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_CH_F0_BUFA_REG, &val);
> > > > + printk("CSI_CH_F0_BUFA_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_CH_F1_BUFA_REG, &val);
> > > > + printk("CSI_CH_F1_BUFA_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_CH_F2_BUFA_REG, &val);
> > > > + printk("CSI_CH_F2_BUFA_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_CH_STA_REG, &val);
> > > > + printk("CSI_CH_STA_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_CH_INT_EN_REG, &val);
> > > > + printk("CSI_CH_INT_EN_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_CH_INT_STA_REG, &val);
> > > > + printk("CSI_CH_INT_STA_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_CH_FLD1_VSIZE_REG, &val);
> > > > + printk("CSI_CH_FLD1_VSIZE_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_CH_HSIZE_REG, &val);
> > > > + printk("CSI_CH_HSIZE_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_CH_VSIZE_REG, &val);
> > > > + printk("CSI_CH_VSIZE_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_CH_BUF_LEN_REG, &val);
> > > > + printk("CSI_CH_BUF_LEN_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_CH_FLIP_SIZE_REG, &val);
> > > > + printk("CSI_CH_FLIP_SIZE_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_CH_FRM_CLK_CNT_REG, &val);
> > > > + printk("CSI_CH_FRM_CLK_CNT_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_CH_ACC_ITNL_CLK_CNT_REG, &val);
> > > > + printk("CSI_CH_ACC_ITNL_CLK_CNT_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_CH_FIFO_STAT_REG, &val);
> > > > + printk("CSI_CH_FIFO_STAT_REG=0x%x\n", val);
> > > > + regmap_read(regmap, CSI_CH_PCLK_STAT_REG, &val);
> > > > + printk("CSI_CH_PCLK_STAT_REG=0x%x\n", val);
> > > > +}
> > > > +#endif
> > >
> > > You can already dump a regmap through debugfs, that's redundant.
> >
> > The advantage of in-code registers dump routine is the ability to
> > synchronize the snapshot with the driver code execution. This is
> > particularly important for the capture statistics registers. I have
> > found it useful here.
>
> You also have the option to use the traces to do that, but if that's
> useful, this should be added to regmap itself. It can benefit others
> too.
>
> > > > +static irqreturn_t sun6i_csi_isr(int irq, void *dev_id)
> > > > +{
> > > > + struct sun6i_csi_dev *sdev = (struct sun6i_csi_dev *)dev_id;
> > > > + struct regmap *regmap = sdev->regmap;
> > > > + u32 status;
> > > > +
> > > > + regmap_read(regmap, CSI_CH_INT_STA_REG, &status);
> > > > +
> > > > + if ((status & CSI_CH_INT_STA_FIFO0_OF_PD) ||
> > > > + (status & CSI_CH_INT_STA_FIFO1_OF_PD) ||
> > > > + (status & CSI_CH_INT_STA_FIFO2_OF_PD) ||
> > > > + (status & CSI_CH_INT_STA_HB_OF_PD)) {
> > > > + regmap_write(regmap, CSI_CH_INT_STA_REG, status);
> > > > + regmap_update_bits(regmap, CSI_EN_REG, CSI_EN_CSI_EN, 0);
> > > > + regmap_update_bits(regmap, CSI_EN_REG, CSI_EN_CSI_EN,
> > > > + CSI_EN_CSI_EN);
> > >
> > > You need to enable / disable it at every frame? How do you deal with
> > > double buffering? (or did you choose to ignore it for now?)
> >
> > These *_OF_PD status bits indicate an overflow error condition.
>
> Shouldn't we return an error code then? The names of these flags could
> be better too.
Then, where and how to deal with the error coce.
>
> Maxime
>
> --
> Maxime Ripard, Free Electrons
> Embedded Linux and Kernel engineering
> http://free-electrons.com
Thanks,
Yong
[toc] | [prev] | [next] | [standalone]
| From | Maxime Ripard <maxime.ripard@free-electrons.com> |
|---|---|
| Date | 2017-08-23 21:30 +0200 |
| Message-ID | <uhJvI-4Bq-7@gated-at.bofh.it> |
| In reply to | #1717992 |
[Multipart message — attachments visible in raw view] — view raw
On Wed, Aug 23, 2017 at 10:41:18AM +0800, Yong wrote:
> > > > > +static irqreturn_t sun6i_csi_isr(int irq, void *dev_id)
> > > > > +{
> > > > > + struct sun6i_csi_dev *sdev = (struct sun6i_csi_dev *)dev_id;
> > > > > + struct regmap *regmap = sdev->regmap;
> > > > > + u32 status;
> > > > > +
> > > > > + regmap_read(regmap, CSI_CH_INT_STA_REG, &status);
> > > > > +
> > > > > + if ((status & CSI_CH_INT_STA_FIFO0_OF_PD) ||
> > > > > + (status & CSI_CH_INT_STA_FIFO1_OF_PD) ||
> > > > > + (status & CSI_CH_INT_STA_FIFO2_OF_PD) ||
> > > > > + (status & CSI_CH_INT_STA_HB_OF_PD)) {
> > > > > + regmap_write(regmap, CSI_CH_INT_STA_REG, status);
> > > > > + regmap_update_bits(regmap, CSI_EN_REG, CSI_EN_CSI_EN, 0);
> > > > > + regmap_update_bits(regmap, CSI_EN_REG, CSI_EN_CSI_EN,
> > > > > + CSI_EN_CSI_EN);
> > > >
> > > > You need to enable / disable it at every frame? How do you deal with
> > > > double buffering? (or did you choose to ignore it for now?)
> > >
> > > These *_OF_PD status bits indicate an overflow error condition.
> >
> > Shouldn't we return an error code then? The names of these flags could
> > be better too.
>
> Then, where and how to deal with the error coce.
If you want to deal with FIFO overflow, I'm not sure you have anything
to do. It means, you've been to slow to queue buffers, so I guess
stopping the pipeline until more buffers are queued would make
sense. And we should probably increase the sequence number while doing
so to notify the userspace that some frames were lost.
Maxime
--
Maxime Ripard, Free Electrons
Embedded Linux and Kernel engineering
http://free-electrons.com
[toc] | [prev] | [next] | [standalone]
| From | Yong <yong.deng@magewell.com> |
|---|---|
| Date | 2017-08-24 03:50 +0200 |
| Message-ID | <uhPrs-8ei-29@gated-at.bofh.it> |
| In reply to | #1718593 |
On Wed, 23 Aug 2017 21:24:13 +0200
Maxime Ripard <maxime.ripard@free-electrons.com> wrote:
> On Wed, Aug 23, 2017 at 10:41:18AM +0800, Yong wrote:
> > > > > > +static irqreturn_t sun6i_csi_isr(int irq, void *dev_id)
> > > > > > +{
> > > > > > + struct sun6i_csi_dev *sdev = (struct sun6i_csi_dev *)dev_id;
> > > > > > + struct regmap *regmap = sdev->regmap;
> > > > > > + u32 status;
> > > > > > +
> > > > > > + regmap_read(regmap, CSI_CH_INT_STA_REG, &status);
> > > > > > +
> > > > > > + if ((status & CSI_CH_INT_STA_FIFO0_OF_PD) ||
> > > > > > + (status & CSI_CH_INT_STA_FIFO1_OF_PD) ||
> > > > > > + (status & CSI_CH_INT_STA_FIFO2_OF_PD) ||
> > > > > > + (status & CSI_CH_INT_STA_HB_OF_PD)) {
> > > > > > + regmap_write(regmap, CSI_CH_INT_STA_REG, status);
> > > > > > + regmap_update_bits(regmap, CSI_EN_REG, CSI_EN_CSI_EN, 0);
> > > > > > + regmap_update_bits(regmap, CSI_EN_REG, CSI_EN_CSI_EN,
> > > > > > + CSI_EN_CSI_EN);
> > > > >
> > > > > You need to enable / disable it at every frame? How do you deal with
> > > > > double buffering? (or did you choose to ignore it for now?)
> > > >
> > > > These *_OF_PD status bits indicate an overflow error condition.
> > >
> > > Shouldn't we return an error code then? The names of these flags could
> > > be better too.
> >
> > Then, where and how to deal with the error coce.
>
> If you want to deal with FIFO overflow, I'm not sure you have anything
> to do. It means, you've been to slow to queue buffers, so I guess
> stopping the pipeline until more buffers are queued would make
> sense. And we should probably increase the sequence number while doing
> so to notify the userspace that some frames were lost.
If there is no queued buffers, the CSI must has been already stoped by
sun6i_video_frame_done. So, the FIFO overflow may only occur on some
unpredictable conditions or something I don't know.
For sequence number, I can't actually get the number of the lost frames.
Maybe I misunderstood you. Did you mean use IRQ_RETVAL(error) instead
of IRQ_HANDLED?
>
> Maxime
>
> --
> Maxime Ripard, Free Electrons
> Embedded Linux and Kernel engineering
> http://free-electrons.com
Thanks,
Yong
[toc] | [prev] | [standalone]
Back to top | Article view | linux.kernel
csiph-web