Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1714551 > unrolled thread
| Started by | Elaine Zhang <zhangqing@rock-chips.com> |
|---|---|
| First post | 2017-08-18 05:50 +0200 |
| Last post | 2017-08-22 02:50 +0200 |
| Articles | 3 — 2 participants |
Back to article view | Back to linux.kernel
[PATCH v1 0/2] clk: rockchip: rk3228: add SCLK_SDIO_SRC clk id Elaine Zhang <zhangqing@rock-chips.com> - 2017-08-18 05:50 +0200
[PATCH v1 2/2] clk: rockchip: rk3228: add SCLK_SDIO_SRC clk id Elaine Zhang <zhangqing@rock-chips.com> - 2017-08-18 05:50 +0200
Re: [PATCH v1 2/2] clk: rockchip: rk3228: add SCLK_SDIO_SRC clk id Heiko Stuebner <heiko@sntech.de> - 2017-08-22 02:50 +0200
| From | Elaine Zhang <zhangqing@rock-chips.com> |
|---|---|
| Date | 2017-08-18 05:50 +0200 |
| Subject | [PATCH v1 0/2] clk: rockchip: rk3228: add SCLK_SDIO_SRC clk id |
| Message-ID | <ufGsh-69m-3@gated-at.bofh.it> |
This patch exports sdio src clock for dts reference. Elaine Zhang (2): clk: rockchip: add rk3228 sclk_sdio_src ID clk: rockchip: rk3228: add SCLK_SDIO_SRC clk id drivers/clk/rockchip/clk-rk3228.c | 2 +- include/dt-bindings/clock/rk3228-cru.h | 1 + 2 files changed, 2 insertions(+), 1 deletion(-) -- 1.9.1
[toc] | [next] | [standalone]
| From | Elaine Zhang <zhangqing@rock-chips.com> |
|---|---|
| Date | 2017-08-18 05:50 +0200 |
| Subject | [PATCH v1 2/2] clk: rockchip: rk3228: add SCLK_SDIO_SRC clk id |
| Message-ID | <ufGsh-69m-9@gated-at.bofh.it> |
| In reply to | #1714551 |
In some special circumstances, may be need to reparent clk for sclk_sdio_src.
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
---
drivers/clk/rockchip/clk-rk3228.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/clk/rockchip/clk-rk3228.c b/drivers/clk/rockchip/clk-rk3228.c
index bb405d9044a3..11e7f2d1c054 100644
--- a/drivers/clk/rockchip/clk-rk3228.c
+++ b/drivers/clk/rockchip/clk-rk3228.c
@@ -391,7 +391,7 @@ enum rk3228_plls {
RK2928_CLKSEL_CON(11), 8, 2, MFLAGS, 0, 8, DFLAGS,
RK2928_CLKGATE_CON(2), 11, GFLAGS),
- COMPOSITE_NODIV(0, "sclk_sdio_src", mux_mmc_src_p, 0,
+ COMPOSITE_NODIV(SCLK_SDIO_SRC, "sclk_sdio_src", mux_mmc_src_p, 0,
RK2928_CLKSEL_CON(11), 10, 2, MFLAGS,
RK2928_CLKGATE_CON(2), 13, GFLAGS),
DIV(SCLK_SDIO, "sclk_sdio", "sclk_sdio_src", 0,
--
1.9.1
[toc] | [prev] | [next] | [standalone]
| From | Heiko Stuebner <heiko@sntech.de> |
|---|---|
| Date | 2017-08-22 02:50 +0200 |
| Subject | Re: [PATCH v1 2/2] clk: rockchip: rk3228: add SCLK_SDIO_SRC clk id |
| Message-ID | <uh5yi-37f-3@gated-at.bofh.it> |
| In reply to | #1714552 |
Am Freitag, 18. August 2017, 11:49:25 CEST schrieb Elaine Zhang: > In some special circumstances, may be need to reparent clk for sclk_sdio_src. > > Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> applied for 4.14 Thanks Heiko
[toc] | [prev] | [standalone]
Back to top | Article view | linux.kernel
csiph-web