Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1702618 > unrolled thread

[PATCH] ARM: dts: rockchip: rk3288 add more iommu nodes

Started bySimon Xue <xxm@rock-chips.com>
First post2017-08-03 04:10 +0200
Last post2017-08-06 12:50 +0200
Articles 2 — 2 participants

Back to article view | Back to linux.kernel


Contents

  [PATCH] ARM: dts: rockchip: rk3288 add more iommu nodes Simon Xue <xxm@rock-chips.com> - 2017-08-03 04:10 +0200
    Re: [PATCH] ARM: dts: rockchip: rk3288 add more iommu nodes Heiko Stuebner <heiko@sntech.de> - 2017-08-06 12:50 +0200

#1702618 — [PATCH] ARM: dts: rockchip: rk3288 add more iommu nodes

FromSimon Xue <xxm@rock-chips.com>
Date2017-08-03 04:10 +0200
Subject[PATCH] ARM: dts: rockchip: rk3288 add more iommu nodes
Message-ID<uadKk-1CS-5@gated-at.bofh.it>
Add IEP/ISP/VPU/HEVC iommu nodes

Signed-off-by: Simon Xue <xxm@rock-chips.com>
---
 arch/arm/boot/dts/rk3288.dtsi | 37 +++++++++++++++++++++++++++++++++++++
 1 file changed, 37 insertions(+)

diff --git a/arch/arm/boot/dts/rk3288.dtsi b/arch/arm/boot/dts/rk3288.dtsi
index 2484f11..90646a2 100644
--- a/arch/arm/boot/dts/rk3288.dtsi
+++ b/arch/arm/boot/dts/rk3288.dtsi
@@ -953,6 +953,25 @@
 		status = "okay";
 	};
 
+	iep_mmu: iommu@ff900800 {
+		compatible = "rockchip,iommu";
+		reg = <0x0 0xff900800 0x0 0x40>;
+		interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH 0>;
+		interrupt-names = "iep_mmu";
+		#iommu-cells = <0>;
+		status = "disabled";
+	};
+
+	isp_mmu: iommu@ff914000 {
+		compatible = "rockchip,iommu";
+		reg = <0x0 0xff914000 0x0 0x100>, <0x0 0xff915000 0x0 0x100>;
+		interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-names = "isp_mmu";
+		#iommu-cells = <0>;
+		rockchip,disable-mmu-reset;
+		status = "disabled";
+	};
+
 	vopb: vop@ff930000 {
 		compatible = "rockchip,rk3288-vop";
 		reg = <0xff930000 0x19c>;
@@ -1126,6 +1145,24 @@
 		};
 	};
 
+	vpu_mmu: iommu@ff9a0800 {
+		compatible = "rockchip,iommu";
+		reg = <0x0 0xff9a0800 0x0 0x100>;
+		interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-names = "vpu_mmu";
+		#iommu-cells = <0>;
+		status = "disabled";
+	};
+
+	hevc_mmu: iommu@ff9c0440 {
+		compatible = "rockchip,iommu";
+		reg = <0x0 0xff9c0440 0x0 0x40>, <0x0 0xff9c0480 0x0 0x40>;
+		interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-names = "hevc_mmu";
+		#iommu-cells = <0>;
+		status = "disabled";
+	};
+
 	gpu: mali@ffa30000 {
 		compatible = "rockchip,rk3288-mali", "arm,mali-t760", "arm,mali-midgard";
 		reg = <0xffa30000 0x10000>;
-- 
1.9.1

[toc] | [next] | [standalone]


#1704813

FromHeiko Stuebner <heiko@sntech.de>
Date2017-08-06 12:50 +0200
Message-ID<ubria-14c-15@gated-at.bofh.it>
In reply to#1702618
Am Donnerstag, 3. August 2017, 10:04:03 CEST schrieb Simon Xue:
> Add IEP/ISP/VPU/HEVC iommu nodes
> 
> Signed-off-by: Simon Xue <xxm@rock-chips.com>

applied for 4.14


Thanks
Heiko

[toc] | [prev] | [standalone]


Back to top | Article view | linux.kernel


csiph-web