Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1612597 > unrolled thread

[PATCH 1/2] arm64: dts: add drive-strength levels of pin for Hi3660 SoC

Started byWang Xiaoyin <hw.wangxiaoyin@hisilicon.com>
First post2017-03-30 08:50 +0200
Last post2017-04-08 08:50 +0200
Articles 2 — 2 participants

Back to article view | Back to linux.kernel


Contents

  [PATCH 1/2] arm64: dts: add drive-strength levels of pin for Hi3660 SoC Wang Xiaoyin <hw.wangxiaoyin@hisilicon.com> - 2017-03-30 08:50 +0200
    Re: [PATCH 1/2] arm64: dts: add drive-strength levels of pin for  Hi3660 SoC Wei Xu <xuwei5@hisilicon.com> - 2017-04-08 08:50 +0200

#1612597 — [PATCH 1/2] arm64: dts: add drive-strength levels of pin for Hi3660 SoC

FromWang Xiaoyin <hw.wangxiaoyin@hisilicon.com>
Date2017-03-30 08:50 +0200
Subject[PATCH 1/2] arm64: dts: add drive-strength levels of pin for Hi3660 SoC
Message-ID<tqC49-2hn-7@gated-at.bofh.it>
Add drive-strength levels of pin for Hi3660 Soc.

Signed-off-by: Wang Xiaoyin <hw.wangxiaoyin@hisilicon.com>
---
 include/dt-bindings/pinctrl/hisi.h | 15 +++++++++++++++
 1 file changed, 15 insertions(+)

diff --git a/include/dt-bindings/pinctrl/hisi.h b/include/dt-bindings/pinctrl/hisi.h
index 38f1ea879ea1..0359bfdc9119 100644
--- a/include/dt-bindings/pinctrl/hisi.h
+++ b/include/dt-bindings/pinctrl/hisi.h
@@ -56,4 +56,19 @@
 #define DRIVE4_08MA	(4 << 4)
 #define DRIVE4_10MA	(6 << 4)
 
+/* drive strength definition for hi3660 */
+#define DRIVE6_MASK	(15 << 4)
+#define DRIVE6_04MA	(0 << 4)
+#define DRIVE6_12MA	(4 << 4)
+#define DRIVE6_19MA	(8 << 4)
+#define DRIVE6_27MA	(10 << 4)
+#define DRIVE6_32MA	(15 << 4)
+#define DRIVE7_02MA	(0 << 4)
+#define DRIVE7_04MA	(1 << 4)
+#define DRIVE7_06MA	(2 << 4)
+#define DRIVE7_08MA	(3 << 4)
+#define DRIVE7_10MA	(4 << 4)
+#define DRIVE7_12MA	(5 << 4)
+#define DRIVE7_14MA	(6 << 4)
+#define DRIVE7_16MA	(7 << 4)
 #endif
-- 
2.11.0-rc2

[toc] | [next] | [standalone]


#1619232 — Re: [PATCH 1/2] arm64: dts: add drive-strength levels of pin for Hi3660 SoC

FromWei Xu <xuwei5@hisilicon.com>
Date2017-04-08 08:50 +0200
SubjectRe: [PATCH 1/2] arm64: dts: add drive-strength levels of pin for Hi3660 SoC
Message-ID<ttSm5-1Q8-7@gated-at.bofh.it>
In reply to#1612597
Hi Xiaoyin,

On 2017/3/30 14:48, Wang Xiaoyin wrote:
> Add drive-strength levels of pin for Hi3660 Soc.
>
> Signed-off-by: Wang Xiaoyin <hw.wangxiaoyin@hisilicon.com>

Thanks!
Applied both to the hisilicon arm64 dt tree.

Best Regards,
Wei
> ---
>   include/dt-bindings/pinctrl/hisi.h | 15 +++++++++++++++
>   1 file changed, 15 insertions(+)
>
> diff --git a/include/dt-bindings/pinctrl/hisi.h b/include/dt-bindings/pinctrl/hisi.h
> index 38f1ea879ea1..0359bfdc9119 100644
> --- a/include/dt-bindings/pinctrl/hisi.h
> +++ b/include/dt-bindings/pinctrl/hisi.h
> @@ -56,4 +56,19 @@
>   #define DRIVE4_08MA	(4 << 4)
>   #define DRIVE4_10MA	(6 << 4)
>   
> +/* drive strength definition for hi3660 */
> +#define DRIVE6_MASK	(15 << 4)
> +#define DRIVE6_04MA	(0 << 4)
> +#define DRIVE6_12MA	(4 << 4)
> +#define DRIVE6_19MA	(8 << 4)
> +#define DRIVE6_27MA	(10 << 4)
> +#define DRIVE6_32MA	(15 << 4)
> +#define DRIVE7_02MA	(0 << 4)
> +#define DRIVE7_04MA	(1 << 4)
> +#define DRIVE7_06MA	(2 << 4)
> +#define DRIVE7_08MA	(3 << 4)
> +#define DRIVE7_10MA	(4 << 4)
> +#define DRIVE7_12MA	(5 << 4)
> +#define DRIVE7_14MA	(6 << 4)
> +#define DRIVE7_16MA	(7 << 4)
>   #endif

[toc] | [prev] | [standalone]


Back to top | Article view | linux.kernel


csiph-web