Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1588822 > unrolled thread
| Started by | Rob Herring <robh@kernel.org> |
|---|---|
| First post | 2017-02-27 18:20 +0100 |
| Last post | 2017-03-01 02:50 +0100 |
| Articles | 2 — 2 participants |
Back to article view | Back to linux.kernel
This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by
below is the oldest one visible, not the original post.
Re: [PATCH 1/2] dt-bindings: qoriq-clock: Add coreclk Rob Herring <robh@kernel.org> - 2017-02-27 18:20 +0100
RE: [PATCH 1/2] dt-bindings: qoriq-clock: Add coreclk "Y.T. Tang" <yuantian.tang@nxp.com> - 2017-03-01 02:50 +0100
| From | Rob Herring <robh@kernel.org> |
|---|---|
| Date | 2017-02-27 18:20 +0100 |
| Subject | Re: [PATCH 1/2] dt-bindings: qoriq-clock: Add coreclk |
| Message-ID | <tfx7Q-gn-15@gated-at.bofh.it> |
On Wed, Feb 15, 2017 at 01:47:35PM +0800, yuantian.tang@nxp.com wrote: > From: Tang Yuantian <Yuantian.Tang@nxp.com> > > ls1012a has separate input root clocks for core PLLs versus the platform > PLL, with the latter described as sysclk in the hw docs. > Update the qoriq-clock binding to allow a second input clock, named > "coreclk". If present, this clock will be used for the core PLLs. > > Signed-off-by: Scott Wood <oss@buserror.net> > Signed-off-by: Tang Yuantian <yuantian.tang@nxp.com> > --- > Documentation/devicetree/bindings/clock/qoriq-clock.txt | 6 ++++++ > 1 file changed, 6 insertions(+) The change looks fine, but sounds like Scott should remain the author (or agree he shouldn't be). > > diff --git a/Documentation/devicetree/bindings/clock/qoriq-clock.txt b/Documentation/devicetree/bindings/clock/qoriq-clock.txt > index df9cb5a..97a9666 100644 > --- a/Documentation/devicetree/bindings/clock/qoriq-clock.txt > +++ b/Documentation/devicetree/bindings/clock/qoriq-clock.txt > @@ -55,6 +55,11 @@ Optional properties: > - clocks: If clock-frequency is not specified, sysclk may be provided > as an input clock. Either clock-frequency or clocks must be > provided. > + A second input clock, called "coreclk", may be provided if > + core PLLs are based on a different input clock from the > + platform PLL. > +- clock-names: Required if a coreclk is present. Valid names are > + "sysclk" and "coreclk". > > 2. Clock Provider > > @@ -71,6 +76,7 @@ second cell is the clock index for the specified type. > 2 hwaccel index (n in CLKCGnHWACSR) > 3 fman 0 for fm1, 1 for fm2 > 4 platform pll 0=pll, 1=pll/2, 2=pll/3, 3=pll/4 > + 5 coreclk must be 0 > > 3. Example > > -- > 2.1.0.27.g96db324 >
[toc] | [next] | [standalone]
| From | "Y.T. Tang" <yuantian.tang@nxp.com> |
|---|---|
| Date | 2017-03-01 02:50 +0100 |
| Message-ID | <tg1yW-43J-1@gated-at.bofh.it> |
| In reply to | #1588822 |
Hi Rob, > -----Original Message----- > From: Rob Herring [mailto:robh@kernel.org] > Sent: Tuesday, February 28, 2017 1:19 AM > To: Y.T. Tang <yuantian.tang@nxp.com> > Cc: mturquette@baylibre.com; sboyd@codeaurora.org; > mark.rutland@arm.com; linux-clk@vger.kernel.org; > devicetree@vger.kernel.org; linux-kernel@vger.kernel.org; linux-arm- > kernel@lists.infradead.org; Scott Wood <oss@buserror.net> > Subject: Re: [PATCH 1/2] dt-bindings: qoriq-clock: Add coreclk > > On Wed, Feb 15, 2017 at 01:47:35PM +0800, yuantian.tang@nxp.com wrote: > > From: Tang Yuantian <Yuantian.Tang@nxp.com> > > > > ls1012a has separate input root clocks for core PLLs versus the > > platform PLL, with the latter described as sysclk in the hw docs. > > Update the qoriq-clock binding to allow a second input clock, named > > "coreclk". If present, this clock will be used for the core PLLs. > > > > Signed-off-by: Scott Wood <oss@buserror.net> > > Signed-off-by: Tang Yuantian <yuantian.tang@nxp.com> > > --- > > Documentation/devicetree/bindings/clock/qoriq-clock.txt | 6 ++++++ > > 1 file changed, 6 insertions(+) > > The change looks fine, but sounds like Scott should remain the author (or > agree he shouldn't be). > Sure, please make Scott the author and apply this patch set. Regards, Yuantian > > > > diff --git a/Documentation/devicetree/bindings/clock/qoriq-clock.txt > > b/Documentation/devicetree/bindings/clock/qoriq-clock.txt > > index df9cb5a..97a9666 100644 > > --- a/Documentation/devicetree/bindings/clock/qoriq-clock.txt > > +++ b/Documentation/devicetree/bindings/clock/qoriq-clock.txt > > @@ -55,6 +55,11 @@ Optional properties: > > - clocks: If clock-frequency is not specified, sysclk may be provided > > as an input clock. Either clock-frequency or clocks must be > > provided. > > + A second input clock, called "coreclk", may be provided if > > + core PLLs are based on a different input clock from the > > + platform PLL. > > +- clock-names: Required if a coreclk is present. Valid names are > > + "sysclk" and "coreclk". > > > > 2. Clock Provider > > > > @@ -71,6 +76,7 @@ second cell is the clock index for the specified type. > > 2 hwaccel index (n in CLKCGnHWACSR) > > 3 fman 0 for fm1, 1 for fm2 > > 4 platform pll 0=pll, 1=pll/2, 2=pll/3, 3=pll/4 > > + 5 coreclk must be 0 > > > > 3. Example > > > > -- > > 2.1.0.27.g96db324 > >
[toc] | [prev] | [standalone]
Back to top | Article view | linux.kernel
csiph-web