Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1586933 > unrolled thread

[PATCH v2 2/3] ARM: dts: NSP: Add mailbox (PDC) to NSP

Started bySteve Lin <steven.lin1@broadcom.com>
First post2017-02-23 16:00 +0100
Last post2017-02-23 16:00 +0100
Articles 1 — 1 participant

Back to article view | Back to linux.kernel

This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by below is the oldest one visible, not the original post.


Contents

  [PATCH v2 2/3] ARM: dts: NSP: Add mailbox (PDC) to NSP Steve Lin <steven.lin1@broadcom.com> - 2017-02-23 16:00 +0100

#1586933 — [PATCH v2 2/3] ARM: dts: NSP: Add mailbox (PDC) to NSP

FromSteve Lin <steven.lin1@broadcom.com>
Date2017-02-23 16:00 +0100
Subject[PATCH v2 2/3] ARM: dts: NSP: Add mailbox (PDC) to NSP
Message-ID<te329-2EY-9@gated-at.bofh.it>
Adds mailbox / PDC to NSP device tree.  Needs new compatibility string
to differentiate from NS2 version.

Signed-off-by: Steve Lin <steven.lin1@broadcom.com>
---
 arch/arm/boot/dts/bcm-nsp.dtsi | 9 +++++++++
 1 file changed, 9 insertions(+)

diff --git a/arch/arm/boot/dts/bcm-nsp.dtsi b/arch/arm/boot/dts/bcm-nsp.dtsi
index 15f07f9..8b56d74 100644
--- a/arch/arm/boot/dts/bcm-nsp.dtsi
+++ b/arch/arm/boot/dts/bcm-nsp.dtsi
@@ -227,6 +227,15 @@
 			status = "disabled";
 		};
 
+		mailbox: mailbox@25000 {
+			compatible = "brcm,iproc-fa2-mbox";
+			reg = <0x25000 0x445>;
+			interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>;
+			#mbox-cells = <1>;
+			brcm,rx-status-len = <32>;
+			brcm,use-bcm-hdr;
+		};
+
 		nand: nand@26000 {
 			compatible = "brcm,nand-iproc", "brcm,brcmnand-v6.1";
 			reg = <0x026000 0x600>,
-- 
2.1.0

[toc] | [standalone]


Back to top | Article view | linux.kernel


csiph-web