Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1660724 > unrolled thread

[RFC PATCH 2/4] ARM: l2x0: support parity-enable/disable on aurora

Started byChris Packham <chris.packham@alliedtelesis.co.nz>
First post2017-06-08 06:20 +0200
Last post2017-06-08 06:20 +0200
Articles 1 — 1 participant

Back to article view | Back to linux.kernel

This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by below is the oldest one visible, not the original post.


Contents

  [RFC PATCH 2/4] ARM: l2x0: support parity-enable/disable on aurora Chris Packham <chris.packham@alliedtelesis.co.nz> - 2017-06-08 06:20 +0200

#1660724 — [RFC PATCH 2/4] ARM: l2x0: support parity-enable/disable on aurora

FromChris Packham <chris.packham@alliedtelesis.co.nz>
Date2017-06-08 06:20 +0200
Subject[RFC PATCH 2/4] ARM: l2x0: support parity-enable/disable on aurora
Message-ID<tPX5o-7J4-9@gated-at.bofh.it>
The aurora cache on the Marvell Armada-XP SoC supports the same tag
parity features as the other l2x0 cache implementations.

Signed-off-by: Chris Packham <chris.packham@alliedtelesis.co.nz>
---
 arch/arm/mm/cache-l2x0.c | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/arch/arm/mm/cache-l2x0.c b/arch/arm/mm/cache-l2x0.c
index 808efbb89b88..2cc2653b046f 100644
--- a/arch/arm/mm/cache-l2x0.c
+++ b/arch/arm/mm/cache-l2x0.c
@@ -1505,6 +1505,13 @@ static void __init aurora_of_parse(const struct device_node *np,
 		mask |= AURORA_ACR_FORCE_WRITE_POLICY_MASK;
 	}
 
+	if (of_property_read_bool(np, "arm,parity-enable")) {
+		mask |= L2C_AUX_CTRL_PARITY_ENABLE;
+		val |= L2C_AUX_CTRL_PARITY_ENABLE;
+	} else if (of_property_read_bool(np, "arm,parity-disable")) {
+		mask |= L2C_AUX_CTRL_PARITY_ENABLE;
+	}
+
 	*aux_val &= ~mask;
 	*aux_val |= val;
 	*aux_mask &= ~mask;
-- 
2.13.0

[toc] | [standalone]


Back to top | Article view | linux.kernel


csiph-web