Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1654920 > unrolled thread
| Started by | Stephen Boyd <sboyd@codeaurora.org> |
|---|---|
| First post | 2017-06-01 10:30 +0200 |
| Last post | 2017-06-01 20:20 +0200 |
| Articles | 3 — 2 participants |
Back to article view | Back to linux.kernel
This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by
below is the oldest one visible, not the original post.
Re: [PATCH 2/2 v2] clk: qoriq: Separate root input clock for core PLLs on ls1012a Stephen Boyd <sboyd@codeaurora.org> - 2017-06-01 10:30 +0200
RE: [PATCH 2/2 v2] clk: qoriq: Separate root input clock for core PLLs on ls1012a Andy Tang <andy.tang@nxp.com> - 2017-06-01 10:40 +0200
Re: [PATCH 2/2 v2] clk: qoriq: Separate root input clock for core PLLs on ls1012a Stephen Boyd <sboyd@codeaurora.org> - 2017-06-01 20:20 +0200
| From | Stephen Boyd <sboyd@codeaurora.org> |
|---|---|
| Date | 2017-06-01 10:30 +0200 |
| Subject | Re: [PATCH 2/2 v2] clk: qoriq: Separate root input clock for core PLLs on ls1012a |
| Message-ID | <tNtEu-9b-9@gated-at.bofh.it> |
On 03/20, Yuantian Tang wrote: > From: Scott Wood <oss@buserror.net> > > ls1012a has separate input root clocks for core PLLs versus the > platform PLL, with the latter described as sysclk in the hw docs. > If a second input clock, named "coreclk", is present, this clock will be > used for the core PLLs. > > Signed-off-by: Scott Wood <oss@buserror.net> > Signed-off-by: Tang Yuantian <andy.tang@nxp.com> > Acked-by: Rob Herring <robh@kernel.org> > --- Applied to clk-next -- Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project
[toc] | [next] | [standalone]
| From | Andy Tang <andy.tang@nxp.com> |
|---|---|
| Date | 2017-06-01 10:40 +0200 |
| Message-ID | <tNtOa-cj-17@gated-at.bofh.it> |
| In reply to | #1654920 |
Hi Stephen, Thanks for your applying. There are other two patches sent on April 6, 2017: https://patchwork.kernel.org/patch/9665973/ https://patchwork.kernel.org/patch/9665977/ Hope they are in your review queue. Please give it a review. Regards, Andy -----Original Message----- From: Stephen Boyd [mailto:sboyd@codeaurora.org] Sent: Thursday, June 01, 2017 4:28 PM To: Andy Tang <andy.tang@nxp.com> Cc: mturquette@baylibre.com; robh+dt@kernel.org; mark.rutland@arm.com; linux-clk@vger.kernel.org; devicetree@vger.kernel.org; linux-kernel@vger.kernel.org; linux-arm-kernel@lists.infradead.org; Scott Wood <oss@buserror.net> Subject: Re: [PATCH 2/2 v2] clk: qoriq: Separate root input clock for core PLLs on ls1012a On 03/20, Yuantian Tang wrote: > From: Scott Wood <oss@buserror.net> > > ls1012a has separate input root clocks for core PLLs versus the > platform PLL, with the latter described as sysclk in the hw docs. > If a second input clock, named "coreclk", is present, this clock will > be used for the core PLLs. > > Signed-off-by: Scott Wood <oss@buserror.net> > Signed-off-by: Tang Yuantian <andy.tang@nxp.com> > Acked-by: Rob Herring <robh@kernel.org> > --- Applied to clk-next -- Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project
[toc] | [prev] | [next] | [standalone]
| From | Stephen Boyd <sboyd@codeaurora.org> |
|---|---|
| Date | 2017-06-01 20:20 +0200 |
| Message-ID | <tNCRs-658-13@gated-at.bofh.it> |
| In reply to | #1654933 |
On 06/01, Andy Tang wrote: > Hi Stephen, > > Thanks for your applying. > > There are other two patches sent on April 6, 2017: > https://patchwork.kernel.org/patch/9665973/ > https://patchwork.kernel.org/patch/9665977/ > > Hope they are in your review queue. Please give it a review. > Yep they're there. I need to go update patchwork so the queue can be known outside my local inbox. -- Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project
[toc] | [prev] | [standalone]
Back to top | Article view | linux.kernel
csiph-web