Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1640121 > unrolled thread
| Started by | Len Brown <lenb@kernel.org> |
|---|---|
| First post | 2017-05-12 04:10 +0200 |
| Last post | 2017-05-12 04:10 +0200 |
| Articles | 1 — 1 participant |
Back to article view | Back to linux.kernel
This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by
below is the oldest one visible, not the original post.
[PATCH 1/5] x86: msr-index.h: define EPB mid-points Len Brown <lenb@kernel.org> - 2017-05-12 04:10 +0200
| From | Len Brown <lenb@kernel.org> |
|---|---|
| Date | 2017-05-12 04:10 +0200 |
| Subject | [PATCH 1/5] x86: msr-index.h: define EPB mid-points |
| Message-ID | <tG8bM-64j-11@gated-at.bofh.it> |
From: Len Brown <len.brown@intel.com> These are currently open-coded into intel_pstate.c Signed-off-by: Len Brown <len.brown@intel.com> --- arch/x86/include/asm/msr-index.h | 8 +++++--- 1 file changed, 5 insertions(+), 3 deletions(-) diff --git a/arch/x86/include/asm/msr-index.h b/arch/x86/include/asm/msr-index.h index 710273c617b8..a92d9bd154f6 100644 --- a/arch/x86/include/asm/msr-index.h +++ b/arch/x86/include/asm/msr-index.h @@ -462,9 +462,11 @@ #define MSR_MISC_PWR_MGMT 0x000001aa #define MSR_IA32_ENERGY_PERF_BIAS 0x000001b0 -#define ENERGY_PERF_BIAS_PERFORMANCE 0 -#define ENERGY_PERF_BIAS_NORMAL 6 -#define ENERGY_PERF_BIAS_POWERSAVE 15 +#define ENERGY_PERF_BIAS_PERFORMANCE 0 +#define ENERGY_PERF_BIAS_BALANCE_PERFORMANCE 4 +#define ENERGY_PERF_BIAS_NORMAL 6 +#define ENERGY_PERF_BIAS_BALANCE_POWERSAVE 8 +#define ENERGY_PERF_BIAS_POWERSAVE 15 #define MSR_IA32_PACKAGE_THERM_STATUS 0x000001b1 -- 2.11.0.161.g6610af872
Back to top | Article view | linux.kernel
csiph-web