Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1574980 > unrolled thread

[PATCH 1/4] arm64: arch_timer: add dt binding for hisilicon-161010101 erratum

Started byMark Rutland <mark.rutland@arm.com>
First post2017-02-06 17:50 +0100
Last post2017-02-06 17:50 +0100
Articles 1 — 1 participant

Back to article view | Back to linux.kernel

This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by below is the oldest one visible, not the original post.


Contents

  [PATCH 1/4] arm64: arch_timer: add dt binding for hisilicon-161010101 erratum Mark Rutland <mark.rutland@arm.com> - 2017-02-06 17:50 +0100

#1574980 — [PATCH 1/4] arm64: arch_timer: add dt binding for hisilicon-161010101 erratum

FromMark Rutland <mark.rutland@arm.com>
Date2017-02-06 17:50 +0100
Subject[PATCH 1/4] arm64: arch_timer: add dt binding for hisilicon-161010101 erratum
Message-ID<t7UEi-7p1-19@gated-at.bofh.it>
From: Ding Tianhong <dingtianhong@huawei.com>

This erratum describes a bug in logic outside the core, so MIDR can't be
used to identify its presence, and reading an SoC-specific revision
register from common arch timer code would be awkward.  So, describe it
in the device tree.

Signed-off-by: Ding Tianhong <dingtianhong@huawei.com>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Mark Rutland <mark.rutland@arm.com>
---
 Documentation/devicetree/bindings/arm/arch_timer.txt | 6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/Documentation/devicetree/bindings/arm/arch_timer.txt b/Documentation/devicetree/bindings/arm/arch_timer.txt
index ad440a2..e926aea 100644
--- a/Documentation/devicetree/bindings/arm/arch_timer.txt
+++ b/Documentation/devicetree/bindings/arm/arch_timer.txt
@@ -31,6 +31,12 @@ to deliver its interrupts via SPIs.
   This also affects writes to the tval register, due to the implicit
   counter read.
 
+- hisilicon,erratum-161010101 : A boolean property. Indicates the
+  presence of Hisilicon erratum 161010101, which says that reading the
+  counters is unreliable in some cases, and reads may return a value 32
+  beyond the correct value. This also affects writes to the tval
+  registers, due to the implicit counter read.
+
 ** Optional properties:
 
 - arm,cpu-registers-not-fw-configured : Firmware does not initialize
-- 
1.9.1

[toc] | [standalone]


Back to top | Article view | linux.kernel


csiph-web