Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1504612 > unrolled thread

[PATCH 7/8] ARM: gr8: Add UART3 pins

Started byMaxime Ripard <maxime.ripard@free-electrons.com>
First post2016-10-20 10:20 +0200
Last post2016-10-20 19:10 +0200
Articles 3 — 2 participants

Back to article view | Back to linux.kernel

This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by below is the oldest one visible, not the original post.


Contents

  [PATCH 7/8] ARM: gr8: Add UART3 pins Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-10-20 10:20 +0200
    Re: [PATCH 7/8] ARM: gr8: Add UART3 pins Chen-Yu Tsai <wens@csie.org> - 2016-10-20 16:20 +0200
      Re: [PATCH 7/8] ARM: gr8: Add UART3 pins Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-10-20 19:10 +0200

#1504612 — [PATCH 7/8] ARM: gr8: Add UART3 pins

FromMaxime Ripard <maxime.ripard@free-electrons.com>
Date2016-10-20 10:20 +0200
Subject[PATCH 7/8] ARM: gr8: Add UART3 pins
Message-ID<sugJX-50e-5@gated-at.bofh.it>
The UART3 pins were missing from the DTSI. Add them.

Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
---
 arch/arm/boot/dts/ntc-gr8.dtsi | 14 ++++++++++++++
 1 file changed, 14 insertions(+), 0 deletions(-)

diff --git a/arch/arm/boot/dts/ntc-gr8.dtsi b/arch/arm/boot/dts/ntc-gr8.dtsi
index 52c150592953..4480ffadc42d 100644
--- a/arch/arm/boot/dts/ntc-gr8.dtsi
+++ b/arch/arm/boot/dts/ntc-gr8.dtsi
@@ -895,6 +895,20 @@
 				allwinner,drive = <SUN4I_PINCTRL_10_MA>;
 				allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
 			};
+
+			uart3_pins_a: uart3@1 {
+				allwinner,pins = "PG9", "PG10";
+				allwinner,function = "uart3";
+				allwinner,drive = <SUN4I_PINCTRL_10_MA>;
+				allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
+			};
+
+			uart3_cts_rts_pins_a: uart3-cts-rts@0 {
+				allwinner,pins = "PG11", "PG12";
+				allwinner,function = "uart3";
+				allwinner,drive = <SUN4I_PINCTRL_10_MA>;
+				allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
+			};
 		};
 
 		pwm: pwm@01c20e00 {
-- 
git-series 0.8.10

[toc] | [next] | [standalone]


#1504924

FromChen-Yu Tsai <wens@csie.org>
Date2016-10-20 16:20 +0200
Message-ID<summl-iV-1@gated-at.bofh.it>
In reply to#1504612
On Thu, Oct 20, 2016 at 4:12 PM, Maxime Ripard
<maxime.ripard@free-electrons.com> wrote:
> The UART3 pins were missing from the DTSI. Add them.
>
> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>

Acked-by: Chen-Yu Tsai <wens@csie.org>

[toc] | [prev] | [next] | [standalone]


#1505109

FromMaxime Ripard <maxime.ripard@free-electrons.com>
Date2016-10-20 19:10 +0200
Message-ID<sup0S-21Y-47@gated-at.bofh.it>
In reply to#1504924

[Multipart message — attachments visible in raw view] — view raw

On Thu, Oct 20, 2016 at 10:16:11PM +0800, Chen-Yu Tsai wrote:
> On Thu, Oct 20, 2016 at 4:12 PM, Maxime Ripard
> <maxime.ripard@free-electrons.com> wrote:
> > The UART3 pins were missing from the DTSI. Add them.
> >
> > Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
> 
> Acked-by: Chen-Yu Tsai <wens@csie.org>

Applied

Maxime

-- 
Maxime Ripard, Free Electrons
Embedded Linux and Kernel engineering
http://free-electrons.com

[toc] | [prev] | [standalone]


Back to top | Article view | linux.kernel


csiph-web