Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1501913 > unrolled thread

[PATCH 6/6] ARM: sun5i: chip: Add optional buses

Started byMaxime Ripard <maxime.ripard@free-electrons.com>
First post2016-10-17 14:10 +0200
Last post2016-10-21 04:50 +0200
Articles 2 — 2 participants

Back to article view | Back to linux.kernel

This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by below is the oldest one visible, not the original post.


Contents

  [PATCH 6/6] ARM: sun5i: chip: Add optional buses Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-10-17 14:10 +0200
    Re: [PATCH 6/6] ARM: sun5i: chip: Add optional buses Chen-Yu Tsai <wens@csie.org> - 2016-10-21 04:50 +0200

#1501913 — [PATCH 6/6] ARM: sun5i: chip: Add optional buses

FromMaxime Ripard <maxime.ripard@free-electrons.com>
Date2016-10-17 14:10 +0200
Subject[PATCH 6/6] ARM: sun5i: chip: Add optional buses
Message-ID<steTT-3gZ-5@gated-at.bofh.it>
The I2C1 and SPI2 buses are exposed on the CHIP headers, and are not
explicitly dedicated to anything.

Add them to the DTS with the muxing already set, but keep them disabled.

Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
---
 arch/arm/boot/dts/sun5i-r8-chip.dts | 14 ++++++++++++++
 1 file changed, 14 insertions(+), 0 deletions(-)

diff --git a/arch/arm/boot/dts/sun5i-r8-chip.dts b/arch/arm/boot/dts/sun5i-r8-chip.dts
index 059d86865b73..c6da5ad37152 100644
--- a/arch/arm/boot/dts/sun5i-r8-chip.dts
+++ b/arch/arm/boot/dts/sun5i-r8-chip.dts
@@ -56,9 +56,11 @@
 
 	aliases {
 		i2c0 = &i2c0;
+		i2c1 = &i2c1;
 		i2c2 = &i2c2;
 		serial0 = &uart1;
 		serial1 = &uart3;
+		spi0 = &spi2;
 	};
 
 	chosen {
@@ -126,6 +128,12 @@
 
 #include "axp209.dtsi"
 
+&i2c1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&i2c1_pins_a>;
+	status = "disabled";
+};
+
 &i2c2 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&i2c2_pins_a>;
@@ -257,6 +265,12 @@
 	status = "okay";
 };
 
+&spi2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&spi2_pins_a>;
+	status = "disabled";
+};
+
 &tcon0 {
 	status = "okay";
 };
-- 
git-series 0.8.10

[toc] | [next] | [standalone]


#1505410

FromChen-Yu Tsai <wens@csie.org>
Date2016-10-21 04:50 +0200
Message-ID<suy4a-7Wf-45@gated-at.bofh.it>
In reply to#1501913
On Mon, Oct 17, 2016 at 7:49 PM, Maxime Ripard
<maxime.ripard@free-electrons.com> wrote:
> The I2C1 and SPI2 buses are exposed on the CHIP headers, and are not
> explicitly dedicated to anything.
>
> Add them to the DTS with the muxing already set, but keep them disabled.
>
> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>

Acked-by: Chen-Yu Tsai <wens@csie.org>

The CHIP docs don't mention SPI2 though.

[toc] | [prev] | [standalone]


Back to top | Article view | linux.kernel


csiph-web