Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1494492 > unrolled thread

[PATCH RFC 4/5] x86,fpu: lazily skip FPU restore when still loaded

Started byriel@redhat.com
First post2016-10-01 23:00 +0200
Last post2016-10-03 23:10 +0200
Articles 5 — 3 participants

Back to article view | Back to linux.kernel

This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by below is the oldest one visible, not the original post.


Contents

  [PATCH RFC 4/5] x86,fpu: lazily skip FPU restore when still loaded riel@redhat.com - 2016-10-01 23:00 +0200
    Re: [PATCH RFC 4/5] x86,fpu: lazily skip FPU restore when still  loaded Dave Hansen <dave.hansen@linux.intel.com> - 2016-10-03 22:10 +0200
      Re: [PATCH RFC 4/5] x86,fpu: lazily skip FPU restore when still  loaded Rik van Riel <riel@redhat.com> - 2016-10-03 22:30 +0200
        Re: [PATCH RFC 4/5] x86,fpu: lazily skip FPU restore when still  loaded Dave Hansen <dave.hansen@linux.intel.com> - 2016-10-03 23:00 +0200
          Re: [PATCH RFC 4/5] x86,fpu: lazily skip FPU restore when still  loaded Rik van Riel <riel@redhat.com> - 2016-10-03 23:10 +0200

#1494492 — [PATCH RFC 4/5] x86,fpu: lazily skip FPU restore when still loaded

Fromriel@redhat.com
Date2016-10-01 23:00 +0200
Subject[PATCH RFC 4/5] x86,fpu: lazily skip FPU restore when still loaded
Message-ID<snzy1-5k2-5@gated-at.bofh.it>
From: Rik van Riel <riel@redhat.com>

When the FPU register set has not been touched by anybody else,
we can lazily skip the restore.

Intel has a number of clever optimizations to reduce the FPU
restore overhead, but those optimizations do not work across
the guest/host virtualization boundary, and even on bare metal
it should be faster to skip the restore entirely.

This code is still BROKEN. I am not yet sure why.

Signed-off-by: Rik van Riel <riel@redhat.com>
---
 arch/x86/include/asm/fpu/internal.h | 13 +++++++++++++
 arch/x86/kernel/process.c           |  3 +++
 arch/x86/kvm/x86.c                  |  8 +++++++-
 3 files changed, 23 insertions(+), 1 deletion(-)

diff --git a/arch/x86/include/asm/fpu/internal.h b/arch/x86/include/asm/fpu/internal.h
index b5accb35e434..f69960e9aea1 100644
--- a/arch/x86/include/asm/fpu/internal.h
+++ b/arch/x86/include/asm/fpu/internal.h
@@ -575,6 +575,19 @@ static inline void fpregs_deactivate(struct fpu *fpu)
 }
 
 /*
+ * Check whether an FPU's register set is still loaded in the CPU.
+ */
+static inline bool fpu_lazy_skip_restore(struct fpu *fpu)
+{
+	bool still_loaded = (fpu->fpstate_active &&
+			     fpu->last_cpu == raw_smp_processor_id() &&
+			     __this_cpu_read(fpu_fpregs_owner_ctx) == fpu);
+
+	fpu->fpregs_active = still_loaded;
+	return still_loaded;
+}
+
+/*
  * FPU state switching for scheduling.
  *
  * This is a three-stage process:
diff --git a/arch/x86/kernel/process.c b/arch/x86/kernel/process.c
index 087413be39cf..6b72415e400f 100644
--- a/arch/x86/kernel/process.c
+++ b/arch/x86/kernel/process.c
@@ -208,6 +208,9 @@ void switch_fpu_return(void)
 		  (use_eager_fpu() || fpu->counter > 5);
 
 	if (preload) {
+		if (fpu_lazy_skip_restore(fpu))
+			return;
+
 		prefetch(&fpu->state);
 		fpu->counter++;
 		__fpregs_activate(fpu);
diff --git a/arch/x86/kvm/x86.c b/arch/x86/kvm/x86.c
index 55c82d066d3a..16ebcd12edf7 100644
--- a/arch/x86/kvm/x86.c
+++ b/arch/x86/kvm/x86.c
@@ -7346,7 +7346,12 @@ void kvm_load_guest_fpu(struct kvm_vcpu *vcpu)
 
 	vcpu->guest_fpu_loaded = 1;
 	__kernel_fpu_begin(fpu);
-	__copy_kernel_to_fpregs(&fpu->state);
+
+	if (!fpu_lazy_skip_restore(fpu)) {
+		fpu->last_cpu = raw_smp_processor_id();
+		__copy_kernel_to_fpregs(&fpu->state);
+	}
+
 	trace_kvm_fpu(1);
 }
 
@@ -7358,6 +7363,7 @@ void kvm_put_guest_fpu(struct kvm_vcpu *vcpu)
 	}
 
 	vcpu->guest_fpu_loaded = 0;
+	vcpu->arch.guest_fpu.fpregs_active = 0;
 	copy_fpregs_to_fpstate(&vcpu->arch.guest_fpu);
 	__kernel_fpu_end();
 	++vcpu->stat.fpu_reload;
-- 
2.7.4

[toc] | [next] | [standalone]


#1495031 — Re: [PATCH RFC 4/5] x86,fpu: lazily skip FPU restore when still loaded

FromDave Hansen <dave.hansen@linux.intel.com>
Date2016-10-03 22:10 +0200
SubjectRe: [PATCH RFC 4/5] x86,fpu: lazily skip FPU restore when still loaded
Message-ID<sohIK-123-29@gated-at.bofh.it>
In reply to#1494492
On 10/01/2016 01:31 PM, riel@redhat.com wrote:
>  /*
> + * Check whether an FPU's register set is still loaded in the CPU.
> + */
> +static inline bool fpu_lazy_skip_restore(struct fpu *fpu)
> +{
> +	bool still_loaded = (fpu->fpstate_active &&
> +			     fpu->last_cpu == raw_smp_processor_id() &&
> +			     __this_cpu_read(fpu_fpregs_owner_ctx) == fpu);
> +
> +	fpu->fpregs_active = still_loaded;
> +	return still_loaded;
> +}

I wonder if we should call this something more along the lines of
fpregs_activate_fast(), which returns if it managed to do the activation
fast or not.  I _think_ that's more along the lines of what it is
actually doing.  The fact that it can be lazy is really an
implementation detail.

What are the preempt rules with this thing?  This needs to be called in
preempt-disabled contexts, right?

[toc] | [prev] | [next] | [standalone]


#1495035 — Re: [PATCH RFC 4/5] x86,fpu: lazily skip FPU restore when still loaded

FromRik van Riel <riel@redhat.com>
Date2016-10-03 22:30 +0200
SubjectRe: [PATCH RFC 4/5] x86,fpu: lazily skip FPU restore when still loaded
Message-ID<soi25-1b8-1@gated-at.bofh.it>
In reply to#1495031

[Multipart message — attachments visible in raw view] — view raw

On Mon, 2016-10-03 at 13:04 -0700, Dave Hansen wrote:
> On 10/01/2016 01:31 PM, riel@redhat.com wrote:
> > 
> >  /*
> > + * Check whether an FPU's register set is still loaded in the CPU.
> > + */
> > +static inline bool fpu_lazy_skip_restore(struct fpu *fpu)
> > +{
> > +	bool still_loaded = (fpu->fpstate_active &&
> > +			     fpu->last_cpu ==
> > raw_smp_processor_id() &&
> > +			     __this_cpu_read(fpu_fpregs_owner_ctx)
> > == fpu);
> > +
> > +	fpu->fpregs_active = still_loaded;
> > +	return still_loaded;
> > +}
> I wonder if we should call this something more along the lines of
> fpregs_activate_fast(), which returns if it managed to do the
> activation
> fast or not.  I _think_ that's more along the lines of what it is
> actually doing.  The fact that it can be lazy is really an
> implementation detail.
> 
> What are the preempt rules with this thing?  This needs to be called
> in
> preempt-disabled contexts, right?

Indeed, all the FPU context switching code needs 
to be called in preempt-disabled contexts.

You do not want to get preempted halfway through
saving or restoring floating point registers.

-- 
All rights reversed

[toc] | [prev] | [next] | [standalone]


#1495036 — Re: [PATCH RFC 4/5] x86,fpu: lazily skip FPU restore when still loaded

FromDave Hansen <dave.hansen@linux.intel.com>
Date2016-10-03 23:00 +0200
SubjectRe: [PATCH RFC 4/5] x86,fpu: lazily skip FPU restore when still loaded
Message-ID<soivd-1li-11@gated-at.bofh.it>
In reply to#1495035
On 10/03/2016 01:22 PM, Rik van Riel wrote:
>> > What are the preempt rules with this thing?  This needs to be called
>> > in preempt-disabled contexts, right?
> Indeed, all the FPU context switching code needs 
> to be called in preempt-disabled contexts.
> 
> You do not want to get preempted halfway through
> saving or restoring floating point registers.

OK, cool, that's what I expected.  Could you just add a comment about it
to make it clear that it's also the case for this new
fpu_lazy_skip_restore() helper?

[toc] | [prev] | [next] | [standalone]


#1495040 — Re: [PATCH RFC 4/5] x86,fpu: lazily skip FPU restore when still loaded

FromRik van Riel <riel@redhat.com>
Date2016-10-03 23:10 +0200
SubjectRe: [PATCH RFC 4/5] x86,fpu: lazily skip FPU restore when still loaded
Message-ID<soiEO-1DF-25@gated-at.bofh.it>
In reply to#1495036

[Multipart message — attachments visible in raw view] — view raw

On Mon, 2016-10-03 at 13:49 -0700, Dave Hansen wrote:
> On 10/03/2016 01:22 PM, Rik van Riel wrote:
> > 
> > > 
> > > > 
> > > > What are the preempt rules with this thing?  This needs to be
> > > > called
> > > > in preempt-disabled contexts, right?
> > Indeed, all the FPU context switching code needs 
> > to be called in preempt-disabled contexts.
> > 
> > You do not want to get preempted halfway through
> > saving or restoring floating point registers.
> OK, cool, that's what I expected.  Could you just add a comment about
> it
> to make it clear that it's also the case for this new
> fpu_lazy_skip_restore() helper?

Turns out the code already has an old
fpu_want_lazy_restore(), which is what
I will use instead :)

I will add documentation about preemption
in places where it is necessary.

-- 
All rights reversed

[toc] | [prev] | [standalone]


Back to top | Article view | linux.kernel


csiph-web