Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1479217 > unrolled thread
| Started by | Mark Rutland <mark.rutland@arm.com> |
|---|---|
| First post | 2016-09-08 15:20 +0200 |
| Last post | 2016-09-09 08:50 +0200 |
| Articles | 2 — 2 participants |
Back to article view | Back to linux.kernel
This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by
below is the oldest one visible, not the original post.
Re: [PATCH 3/7] [v2] arm64: dts: add QorIQ LS1046A SoC support Mark Rutland <mark.rutland@arm.com> - 2016-09-08 15:20 +0200
RE: [PATCH 3/7] [v2] arm64: dts: add QorIQ LS1046A SoC support "S.H. Xie" <shaohui.xie@nxp.com> - 2016-09-09 08:50 +0200
| From | Mark Rutland <mark.rutland@arm.com> |
|---|---|
| Date | 2016-09-08 15:20 +0200 |
| Subject | Re: [PATCH 3/7] [v2] arm64: dts: add QorIQ LS1046A SoC support |
| Message-ID | <sf7pg-6h3-31@gated-at.bofh.it> |
On Mon, Sep 05, 2016 at 06:01:31PM +0800, shh.xie@gmail.com wrote:
> + cpus {
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + cpu0: cpu@0 {
> + device_type = "cpu";
> + compatible = "arm,cortex-a72";
> + reg = <0x0>;
> + clocks = <&clockgen 1 0>;
> + next-level-cache = <&l2>;
> + cpu-idle-states = <&CPU_PH20>;
> + };
[...]
> + };
> +
> + idle-states {
> + entry-method = "arm,psci";
> +
> + CPU_PH20: cpu-ph20 {
> + compatible = "arm,idle-state";
> + idle-state-name = "PH20";
> + arm,psci-suspend-param = <0x00010000>;
> + entry-latency-us = <1000>;
> + exit-latency-us = <1000>;
> + min-residency-us = <3000>;
> + };
> + };
There's no PSCI node in this file, and none from am included file, so
this doesn't look right.
> + pmu {
> + compatible = "arm,armv8-pmuv3";
> + interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-affinity = <&cpu0>,
> + <&cpu1>,
> + <&cpu2>,
> + <&cpu3>;
> + };
The compatible string should be "arm,cortex-a72-pmu".
Thanks,
Mark.
[toc] | [next] | [standalone]
| From | "S.H. Xie" <shaohui.xie@nxp.com> |
|---|---|
| Date | 2016-09-09 08:50 +0200 |
| Message-ID | <sfnNn-7Vm-9@gated-at.bofh.it> |
| In reply to | #1479217 |
> > + pmu {
> > + compatible = "arm,armv8-pmuv3";
> > + interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
> > + <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
> > + <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>,
> > + <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
> > + interrupt-affinity = <&cpu0>,
> > + <&cpu1>,
> > + <&cpu2>,
> > + <&cpu3>;
> > + };
>
> The compatible string should be "arm,cortex-a72-pmu".
[S.H] Will fix it in next version.
Thanks,
Shaohui
[toc] | [prev] | [standalone]
Back to top | Article view | linux.kernel
csiph-web