Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1474867 > unrolled thread
| Started by | Finley Xiao <finley.xiao@rock-chips.com> |
|---|---|
| First post | 2016-09-02 05:20 +0200 |
| Last post | 2016-09-02 17:50 +0200 |
| Articles | 3 — 3 participants |
Back to article view | Back to linux.kernel
This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by
below is the oldest one visible, not the original post.
[PATCH v5 3/4] arm64: dts: rockchip: add efuse0 device node for rk3399 Finley Xiao <finley.xiao@rock-chips.com> - 2016-09-02 05:20 +0200
Re: [PATCH v5 3/4] arm64: dts: rockchip: add efuse0 device node for rk3399 Doug Anderson <dianders@chromium.org> - 2016-09-02 06:00 +0200
Re: [PATCH v5 3/4] arm64: dts: rockchip: add efuse0 device node for rk3399 Heiko Stübner <heiko@sntech.de> - 2016-09-02 17:50 +0200
| From | Finley Xiao <finley.xiao@rock-chips.com> |
|---|---|
| Date | 2016-09-02 05:20 +0200 |
| Subject | [PATCH v5 3/4] arm64: dts: rockchip: add efuse0 device node for rk3399 |
| Message-ID | <scNbj-2kr-5@gated-at.bofh.it> |
Add a efuse0 node in the device tree for the ARM64 rk3399 SoC.
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
---
arch/arm64/boot/dts/rockchip/rk3399.dtsi | 29 +++++++++++++++++++++++++++++
1 file changed, 29 insertions(+)
diff --git a/arch/arm64/boot/dts/rockchip/rk3399.dtsi b/arch/arm64/boot/dts/rockchip/rk3399.dtsi
index a6dd623..05b48e2 100644
--- a/arch/arm64/boot/dts/rockchip/rk3399.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3399.dtsi
@@ -721,6 +721,35 @@
status = "disabled";
};
+ efuse0: efuse@ff690000 {
+ compatible = "rockchip,rk3399-efuse";
+ reg = <0x0 0xff690000 0x0 0x80>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+ clocks = <&cru PCLK_EFUSE1024NS>;
+ clock-names = "pclk_efuse";
+
+ /* Data cells */
+ cpul_leakage: cpul-leakage {
+ reg = <0x1a 0x1>;
+ };
+ cpub_leakage: cpub-leakage {
+ reg = <0x17 0x1>;
+ };
+ gpu_leakage: gpu-leakage {
+ reg = <0x18 0x1>;
+ };
+ center_leakage: center-leakage {
+ reg = <0x19 0x1>;
+ };
+ logic_leakage: logic-leakage {
+ reg = <0x1b 0x1>;
+ };
+ wafer_info: wafer-info {
+ reg = <0x1c 0x1>;
+ };
+ };
+
pmucru: pmu-clock-controller@ff750000 {
compatible = "rockchip,rk3399-pmucru";
reg = <0x0 0xff750000 0x0 0x1000>;
--
2.7.4
[toc] | [next] | [standalone]
| From | Doug Anderson <dianders@chromium.org> |
|---|---|
| Date | 2016-09-02 06:00 +0200 |
| Message-ID | <scNO1-2wY-1@gated-at.bofh.it> |
| In reply to | #1474867 |
Hi, On Thu, Sep 1, 2016 at 8:16 PM, Finley Xiao <finley.xiao@rock-chips.com> wrote: > Add a efuse0 node in the device tree for the ARM64 rk3399 SoC. > > Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com> > --- > arch/arm64/boot/dts/rockchip/rk3399.dtsi | 29 +++++++++++++++++++++++++++++ > 1 file changed, 29 insertions(+) Reviewed-by: Douglas Anderson <dianders@chromium.org>
[toc] | [prev] | [next] | [standalone]
| From | Heiko Stübner <heiko@sntech.de> |
|---|---|
| Date | 2016-09-02 17:50 +0200 |
| Message-ID | <scYT7-1gF-9@gated-at.bofh.it> |
| In reply to | #1474867 |
Am Donnerstag, 1. September 2016, 20:16:56 schrieb Finley Xiao: > Add a efuse0 node in the device tree for the ARM64 rk3399 SoC. > > Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com> applied to my dts64 branch for 4.9 with Doug's Review Thanks Heiko
[toc] | [prev] | [standalone]
Back to top | Article view | linux.kernel
csiph-web