Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1460991 > unrolled thread
| Started by | Heiko Stübner <heiko@sntech.de> |
|---|---|
| First post | 2016-08-12 10:10 +0200 |
| Last post | 2016-08-12 10:10 +0200 |
| Articles | 1 — 1 participant |
Back to article view | Back to linux.kernel
This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by
below is the oldest one visible, not the original post.
Re: [PATCH v3 4/7] clk: rockchip: rk3399: fix incorrect aclk_emmc source gate bits Heiko Stübner <heiko@sntech.de> - 2016-08-12 10:10 +0200
| From | Heiko Stübner <heiko@sntech.de> |
|---|---|
| Date | 2016-08-12 10:10 +0200 |
| Subject | Re: [PATCH v3 4/7] clk: rockchip: rk3399: fix incorrect aclk_emmc source gate bits |
| Message-ID | <s5fHr-7yv-9@gated-at.bofh.it> |
Am Dienstag, 2. August 2016, 15:19:58 schrieb Xing Zheng: > Dues to incorrect diagram, we need to fix incorrect bits for > (c/g)pll_aclk_emmc_src: > cpll_aclk_emmc_src --> G6[13] > gpll_aclk_emmc_src --> G6[12] > > Signed-off-by: Xing Zheng <zhengxing@rock-chips.com> > Reviewed-by: Shawn Lin <shawn.lin@rock-chips.com> applied to my clk-fixes branch for 4.8 Thanks Heiko
Back to top | Article view | linux.kernel
csiph-web