Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1459418 > unrolled thread

[PATCH v2 0/2] PCI: designware: let dw_pcie_link_up() beware of LTSSM training bit

Started byJisheng Zhang <jszhang@marvell.com>
First post2016-08-10 20:30 +0200
Last post2016-08-10 20:30 +0200
Articles 1 — 1 participant

Back to article view | Back to linux.kernel


Contents

  [PATCH v2 0/2] PCI: designware: let dw_pcie_link_up() beware of LTSSM training bit Jisheng Zhang <jszhang@marvell.com> - 2016-08-10 20:30 +0200

#1459418 — [PATCH v2 0/2] PCI: designware: let dw_pcie_link_up() beware of LTSSM training bit

FromJisheng Zhang <jszhang@marvell.com>
Date2016-08-10 20:30 +0200
Subject[PATCH v2 0/2] PCI: designware: let dw_pcie_link_up() beware of LTSSM training bit
Message-ID<s4GgG-79-19@gated-at.bofh.it>
patch1 is a trivial clean up: move the parameters for wait for link
into the core pcie-designware.c

Since link may be UP but still in link training, if so, we can't think
the link is up and operating correctly. So patch2 teaches
dw_pcie_link_up() beware of the PCIE_PHY_DEBUG_R1_LINK_IN_TRAINING bit.

Since v1:
  - add Joao's Ack
  - rebased on v4.8-rc1

Jisheng Zhang (2):
  PCI: designware: mv parameters for wait for link into
    pcie-designware.c
  PCI: designware: let dw_pcie_link_up() beware of LTSSM training bit

 drivers/pci/host/pcie-designware.c | 11 +++++++++--
 drivers/pci/host/pcie-designware.h |  5 -----
 2 files changed, 9 insertions(+), 7 deletions(-)

-- 
2.8.1

[toc] | [standalone]


Back to top | Article view | linux.kernel


csiph-web