Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1396185 > unrolled thread
| Started by | Stephen Boyd <sboyd@codeaurora.org> |
|---|---|
| First post | 2016-05-07 01:20 +0200 |
| Last post | 2016-05-07 01:30 +0200 |
| Articles | 2 — 2 participants |
Back to article view | Back to linux.kernel
This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by
below is the oldest one visible, not the original post.
Re: [PATCH 05/11] pwm: tegra-dfll: Add driver for Tegra DFLL PWM controller Stephen Boyd <sboyd@codeaurora.org> - 2016-05-07 01:20 +0200
Re: [PATCH 05/11] pwm: tegra-dfll: Add driver for Tegra DFLL PWM controller Stephen Warren <swarren@wwwdotorg.org> - 2016-05-07 01:30 +0200
| From | Stephen Boyd <sboyd@codeaurora.org> |
|---|---|
| Date | 2016-05-07 01:20 +0200 |
| Subject | Re: [PATCH 05/11] pwm: tegra-dfll: Add driver for Tegra DFLL PWM controller |
| Message-ID | <rvXcm-6kA-23@gated-at.bofh.it> |
On 04/22, Thierry Reding wrote: > On Fri, Apr 22, 2016 at 06:31:05PM +0800, Penny Chiu wrote: > > diff --git a/Documentation/devicetree/bindings/pwm/nvidia,tegra-dfll-pwm.txt b/Documentation/devicetree/bindings/pwm/nvidia,tegra-dfll-pwm.txt > > new file mode 100644 > > index 0000000..bd0d247 > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/pwm/nvidia,tegra-dfll-pwm.txt > > @@ -0,0 +1,48 @@ > > +Tegra SoC DFLL PWM controller > > Stephen, we have in the past used tegra124 in names, even if the IP was > already included in tegra114, but we never supported it on Tegra114 and > hence couldn't even verify that the binding was valid. Any preference as > to the name in this particular case? You meant Stephen Warren right? I don't care either way. -- Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project
[toc] | [next] | [standalone]
| From | Stephen Warren <swarren@wwwdotorg.org> |
|---|---|
| Date | 2016-05-07 01:30 +0200 |
| Message-ID | <rvXm1-6qk-1@gated-at.bofh.it> |
| In reply to | #1396185 |
On 05/06/2016 05:15 PM, Stephen Boyd wrote: > On 04/22, Thierry Reding wrote: >> On Fri, Apr 22, 2016 at 06:31:05PM +0800, Penny Chiu wrote: >>> diff --git a/Documentation/devicetree/bindings/pwm/nvidia,tegra-dfll-pwm.txt b/Documentation/devicetree/bindings/pwm/nvidia,tegra-dfll-pwm.txt >>> new file mode 100644 >>> index 0000000..bd0d247 >>> --- /dev/null >>> +++ b/Documentation/devicetree/bindings/pwm/nvidia,tegra-dfll-pwm.txt >>> @@ -0,0 +1,48 @@ >>> +Tegra SoC DFLL PWM controller >> >> Stephen, we have in the past used tegra124 in names, even if the IP was >> already included in tegra114, but we never supported it on Tegra114 and >> hence couldn't even verify that the binding was valid. Any preference as >> to the name in this particular case? > > You meant Stephen Warren right? I don't care either way. Sorry, I wasn't really paying attention to patches. Yes, using "124" seems to make sense; we can always expand the binding to cover "114" later if there's any demand.
[toc] | [prev] | [standalone]
Back to top | Article view | linux.kernel
csiph-web