Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1383837 > unrolled thread

[PATCH v2] ARM: dts: uniphier: add NAND pinmux node

Started byMasahiro Yamada <yamada.masahiro@socionext.com>
First post2016-04-21 04:20 +0200
Last post2016-04-24 23:40 +0200
Articles 2 — 2 participants

Back to article view | Back to linux.kernel


Contents

  [PATCH v2] ARM: dts: uniphier: add NAND pinmux node Masahiro Yamada <yamada.masahiro@socionext.com> - 2016-04-21 04:20 +0200
    Re: [PATCH v2] ARM: dts: uniphier: add NAND pinmux node Arnd Bergmann <arnd@arndb.de> - 2016-04-24 23:40 +0200

#1383837 — [PATCH v2] ARM: dts: uniphier: add NAND pinmux node

FromMasahiro Yamada <yamada.masahiro@socionext.com>
Date2016-04-21 04:20 +0200
Subject[PATCH v2] ARM: dts: uniphier: add NAND pinmux node
Message-ID<rqcnM-1q4-11@gated-at.bofh.it>
This commit adds pin-mux nodes for the NAND controller.
Some SoCs support 2 chip selects and the others only support
1 chip select.

Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
---

Changes in v2:
  - Add pinctrl_nand2cs node (NAND with 2 chip selects)

 arch/arm/boot/dts/uniphier-pinctrl.dtsi | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/arch/arm/boot/dts/uniphier-pinctrl.dtsi b/arch/arm/boot/dts/uniphier-pinctrl.dtsi
index 2459279..f2f3fbe 100644
--- a/arch/arm/boot/dts/uniphier-pinctrl.dtsi
+++ b/arch/arm/boot/dts/uniphier-pinctrl.dtsi
@@ -68,6 +68,16 @@
 		function = "i2c4";
 	};
 
+	pinctrl_nand: nand_grp {
+		groups = "nand";
+		function = "nand";
+	};
+
+	pinctrl_nand2cs: nand2cs_grp {
+		groups = "nand", "nand_cs1";
+		function = "nand";
+	};
+
 	pinctrl_uart0: uart0_grp {
 		groups = "uart0";
 		function = "uart0";
-- 
1.9.1

[toc] | [next] | [standalone]


#1385930

FromArnd Bergmann <arnd@arndb.de>
Date2016-04-24 23:40 +0200
Message-ID<rrzV0-2Mk-9@gated-at.bofh.it>
In reply to#1383837
On Thursday 21 April 2016 11:11:23 Masahiro Yamada wrote:
> This commit adds pin-mux nodes for the NAND controller.
> Some SoCs support 2 chip selects and the others only support
> 1 chip select.
> 
> Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
> ---
> 

Applied to next/dt, thanks!

	Arnd

[toc] | [prev] | [standalone]


Back to top | Article view | linux.kernel


csiph-web