Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1386702 > unrolled thread
| Started by | Jarkko Sakkinen <jarkko.sakkinen@linux.intel.com> |
|---|---|
| First post | 2016-04-25 19:40 +0200 |
| Last post | 2016-04-25 21:50 +0200 |
| Articles | 3 — 3 participants |
Back to article view | Back to linux.kernel
This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by
below is the oldest one visible, not the original post.
[PATCH 1/6] x86: add SGX definition to cpufeature Jarkko Sakkinen <jarkko.sakkinen@linux.intel.com> - 2016-04-25 19:40 +0200
Re: [PATCH 1/6] x86: add SGX definition to cpufeature Andy Lutomirski <luto@amacapital.net> - 2016-04-25 21:40 +0200
Re: [PATCH 1/6] x86: add SGX definition to cpufeature Andi Kleen <andi@firstfloor.org> - 2016-04-25 21:50 +0200
| From | Jarkko Sakkinen <jarkko.sakkinen@linux.intel.com> |
|---|---|
| Date | 2016-04-25 19:40 +0200 |
| Subject | [PATCH 1/6] x86: add SGX definition to cpufeature |
| Message-ID | <rrSEk-1jR-47@gated-at.bofh.it> |
From: Kai Huang <kai.huang@linux.intel.com>
Signed-off-by: Kai Huang <kai.huang@linux.intel.com>
---
arch/x86/include/asm/cpufeature.h | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/x86/include/asm/cpufeature.h b/arch/x86/include/asm/cpufeature.h
index 7ad8c94..f6be49f 100644
--- a/arch/x86/include/asm/cpufeature.h
+++ b/arch/x86/include/asm/cpufeature.h
@@ -208,6 +208,7 @@
/* Intel-defined CPU features, CPUID level 0x00000007:0 (ebx), word 9 */
#define X86_FEATURE_FSGSBASE ( 9*32+ 0) /* {RD/WR}{FS/GS}BASE instructions*/
#define X86_FEATURE_TSC_ADJUST ( 9*32+ 1) /* TSC adjustment MSR 0x3b */
+#define X86_FEATURE_SGX ( 9*32+ 2) /* Software Guard Extensions */
#define X86_FEATURE_BMI1 ( 9*32+ 3) /* 1st group bit manipulation extensions */
#define X86_FEATURE_HLE ( 9*32+ 4) /* Hardware Lock Elision */
#define X86_FEATURE_AVX2 ( 9*32+ 5) /* AVX2 instructions */
--
2.7.4
[toc] | [next] | [standalone]
| From | Andy Lutomirski <luto@amacapital.net> |
|---|---|
| Date | 2016-04-25 21:40 +0200 |
| Message-ID | <rrUwq-2Mp-19@gated-at.bofh.it> |
| In reply to | #1386702 |
On Mon, Apr 25, 2016 at 10:34 AM, Jarkko Sakkinen <jarkko.sakkinen@linux.intel.com> wrote: > From: Kai Huang <kai.huang@linux.intel.com> Should this come with a nosgx boot option and an IA32_FEATURE_CONTROL check to disable the feature if BIOS doesn't support it? --Andy
[toc] | [prev] | [next] | [standalone]
| From | Andi Kleen <andi@firstfloor.org> |
|---|---|
| Date | 2016-04-25 21:50 +0200 |
| Message-ID | <rrUG6-2Ru-5@gated-at.bofh.it> |
| In reply to | #1386789 |
Andy Lutomirski <luto@amacapital.net> writes: > On Mon, Apr 25, 2016 at 10:34 AM, Jarkko Sakkinen > <jarkko.sakkinen@linux.intel.com> wrote: >> From: Kai Huang <kai.huang@linux.intel.com> > > Should this come with a nosgx boot option and an IA32_FEATURE_CONTROL > check to disable the feature if BIOS doesn't support it? You can already disable every CPUID feature at boot with clearcpuid=... No point in adding redundant options for everything. -Andi -- ak@linux.intel.com -- Speaking for myself only
[toc] | [prev] | [standalone]
Back to top | Article view | linux.kernel
csiph-web