Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1384407 > unrolled thread

Re: [PATCH V2 14/15] coresight: tmc: implementing TMC-ETR AUX space API

Started bySuzuki K Poulose <Suzuki.Poulose@arm.com>
First post2016-04-21 18:20 +0200
Last post2016-04-22 00:10 +0200
Articles 2 — 2 participants

Back to article view | Back to linux.kernel

This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by below is the oldest one visible, not the original post.


Contents

  Re: [PATCH V2 14/15] coresight: tmc: implementing TMC-ETR AUX space  API Suzuki K Poulose <Suzuki.Poulose@arm.com> - 2016-04-21 18:20 +0200
    Re: [PATCH V2 14/15] coresight: tmc: implementing TMC-ETR AUX space API Mathieu Poirier <mathieu.poirier@linaro.org> - 2016-04-22 00:10 +0200

#1384407 — Re: [PATCH V2 14/15] coresight: tmc: implementing TMC-ETR AUX space API

FromSuzuki K Poulose <Suzuki.Poulose@arm.com>
Date2016-04-21 18:20 +0200
SubjectRe: [PATCH V2 14/15] coresight: tmc: implementing TMC-ETR AUX space API
Message-ID<rqpuG-3tV-9@gated-at.bofh.it>
On 12/04/16 18:54, Mathieu Poirier wrote:
> This patch implement the AUX area interfaces required to
> use the TMC (configured as an ETR) from the Perf sub-system.
>
> The heuristic is heavily borrowed from the ETB10 and TMC-ETF
> implementation.
>
> Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org>

> +static void tmc_update_etr_buffer(struct coresight_device *csdev,
> +				  struct perf_output_handle *handle,
> +				  void *sink_config)
> +{
> +	struct cs_etr_buffers *buf = sink_config;
> +
> +	/*
> +	 * An ETR configured to work in contiguous memory mode works the same
> +	 * was as an ETB or ETF.
> +	 */
> +	tmc_update_etf_buffer(csdev, handle, &buf->tmc);

Really ? I thought the ETR stores the data to the allocated System RAM and can
be read directly from the memory than using the RRD ?

Suzuki

[toc] | [next] | [standalone]


#1384592 — Re: [PATCH V2 14/15] coresight: tmc: implementing TMC-ETR AUX space API

FromMathieu Poirier <mathieu.poirier@linaro.org>
Date2016-04-22 00:10 +0200
SubjectRe: [PATCH V2 14/15] coresight: tmc: implementing TMC-ETR AUX space API
Message-ID<rquXn-88E-15@gated-at.bofh.it>
In reply to#1384407
On 21 April 2016 at 10:10, Suzuki K Poulose <Suzuki.Poulose@arm.com> wrote:
> On 12/04/16 18:54, Mathieu Poirier wrote:
>>
>> This patch implement the AUX area interfaces required to
>> use the TMC (configured as an ETR) from the Perf sub-system.
>>
>> The heuristic is heavily borrowed from the ETB10 and TMC-ETF
>> implementation.
>>
>> Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org>
>
>
>> +static void tmc_update_etr_buffer(struct coresight_device *csdev,
>> +                                 struct perf_output_handle *handle,
>> +                                 void *sink_config)
>> +{
>> +       struct cs_etr_buffers *buf = sink_config;
>> +
>> +       /*
>> +        * An ETR configured to work in contiguous memory mode works the
>> same
>> +        * was as an ETB or ETF.
>> +        */
>> +       tmc_update_etf_buffer(csdev, handle, &buf->tmc);
>
>
> Really ? I thought the ETR stores the data to the allocated System RAM and
> can
> be read directly from the memory than using the RRD ?

Using an ETR in contiguous mode is inefficient to start with.
Regardless of the approach taken trace data has to be copied to perf's
non-contiguous ring buffer pages.  It would be more efficient to copy
bigger chunks of data to the ring buffer (because we can), but I
rather spend my time enabling scatter-gather mode than optimizing a
sub-optimal mode of operation.

This currently work and enables people to use the IP block while
scatter-gather mode is in flight.  I should probably make that clear
in the commit log.

Thanks,
Mathieu

>
> Suzuki
>
>
>

[toc] | [prev] | [standalone]


Back to top | Article view | linux.kernel


csiph-web