Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1380340 > unrolled thread
| Started by | Stephen Boyd <sboyd@codeaurora.org> |
|---|---|
| First post | 2016-04-16 00:30 +0200 |
| Last post | 2016-04-19 11:20 +0200 |
| Articles | 2 — 2 participants |
Back to article view | Back to linux.kernel
This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by
below is the oldest one visible, not the original post.
Re: [PATCH v3 05/19] dt-bindings: clk: sun5i: add DRAM gates compatible Stephen Boyd <sboyd@codeaurora.org> - 2016-04-16 00:30 +0200
Re: [PATCH v3 05/19] dt-bindings: clk: sun5i: add DRAM gates compatible Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-04-19 11:20 +0200
| From | Stephen Boyd <sboyd@codeaurora.org> |
|---|---|
| Date | 2016-04-16 00:30 +0200 |
| Subject | Re: [PATCH v3 05/19] dt-bindings: clk: sun5i: add DRAM gates compatible |
| Message-ID | <rokps-1JE-9@gated-at.bofh.it> |
On 03/23, Maxime Ripard wrote: > The Allwinner SoCs have a gate controller to gate the access to the DRAM > clock to the some devices that need to access the DRAM directly (mostly > display / image related IPs). > > Use a simple gates driver to support the one found in the A13 / R8 SoCs. > > Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> > Acked-by: Chen-Yu Tsai <wens@csie.org> > Acked-by: Rob Herring <robh@kernel.org> > --- Acked-by: Stephen Boyd <sboyd@codeaurora.org> -- Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project
[toc] | [next] | [standalone]
| From | Maxime Ripard <maxime.ripard@free-electrons.com> |
|---|---|
| Date | 2016-04-19 11:20 +0200 |
| Message-ID | <rpzZ8-4qx-7@gated-at.bofh.it> |
| In reply to | #1380340 |
[Multipart message — attachments visible in raw view] — view raw
On Fri, Apr 15, 2016 at 03:29:11PM -0700, Stephen Boyd wrote: > On 03/23, Maxime Ripard wrote: > > The Allwinner SoCs have a gate controller to gate the access to the DRAM > > clock to the some devices that need to access the DRAM directly (mostly > > display / image related IPs). > > > > Use a simple gates driver to support the one found in the A13 / R8 SoCs. > > > > Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> > > Acked-by: Chen-Yu Tsai <wens@csie.org> > > Acked-by: Rob Herring <robh@kernel.org> > > --- > > Acked-by: Stephen Boyd <sboyd@codeaurora.org> Applied, thanks! Maxime -- Maxime Ripard, Free Electrons Embedded Linux, Kernel and Android engineering http://free-electrons.com
[toc] | [prev] | [standalone]
Back to top | Article view | linux.kernel
csiph-web