Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1366014 > unrolled thread
| Started by | Borislav Petkov <bp@alien8.de> |
|---|---|
| First post | 2016-03-29 10:50 +0200 |
| Last post | 2016-03-29 17:50 +0200 |
| Articles | 4 — 2 participants |
Back to article view | Back to linux.kernel
This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by
below is the oldest one visible, not the original post.
Re: [PATCHv3 9/9] ARM: dts: Add Altera Arria10 L2 Cache EDAC devicetree entry Borislav Petkov <bp@alien8.de> - 2016-03-29 10:50 +0200
Re: [PATCHv3 9/9] ARM: dts: Add Altera Arria10 L2 Cache EDAC devicetree entry Dinh Nguyen <dinh.linux@gmail.com> - 2016-03-29 14:20 +0200
Re: [PATCHv3 9/9] ARM: dts: Add Altera Arria10 L2 Cache EDAC devicetree entry Borislav Petkov <bp@alien8.de> - 2016-03-29 16:10 +0200
Re: [PATCHv3 9/9] ARM: dts: Add Altera Arria10 L2 Cache EDAC devicetree entry Dinh Nguyen <dinh.linux@gmail.com> - 2016-03-29 17:50 +0200
| From | Borislav Petkov <bp@alien8.de> |
|---|---|
| Date | 2016-03-29 10:50 +0200 |
| Subject | Re: [PATCHv3 9/9] ARM: dts: Add Altera Arria10 L2 Cache EDAC devicetree entry |
| Message-ID | <rhXvA-3qM-17@gated-at.bofh.it> |
On Mon, Mar 21, 2016 at 11:01:46AM -0500, tthayer@opensource.altera.com wrote:
> From: Thor Thayer <tthayer@opensource.altera.com>
>
> Add the device tree entries needed to support the Altera L2
> cache EDAC on the Arria10 chip.
>
> Signed-off-by: Thor Thayer <tthayer@opensource.altera.com>
> ---
> v2 Match register value (l2-ecc@ffd06010)
> v3 Set ecc_manager to beginning of system_manager. Add sysman
> phandle. Move IRQs into ecc_manager from children.
> ---
> arch/arm/boot/dts/socfpga_arria10.dtsi | 15 +++++++++++++++
> 1 file changed, 15 insertions(+)
>
> diff --git a/arch/arm/boot/dts/socfpga_arria10.dtsi b/arch/arm/boot/dts/socfpga_arria10.dtsi
> index cce9e50..345ea97 100644
> --- a/arch/arm/boot/dts/socfpga_arria10.dtsi
> +++ b/arch/arm/boot/dts/socfpga_arria10.dtsi
> @@ -599,6 +599,21 @@
> reg = <0xffe00000 0x40000>;
> };
>
> + eccmgr: eccmgr@ffd06000 {
> + compatible = "altr,socfpga-a10-ecc-manager";
> + altr,sysmgr-syscon = <&sysmgr>;
> + #address-cells = <1>;
> + #size-cells = <1>;
> + interrupts = <0 2 IRQ_TYPE_LEVEL_HIGH>,
> + <0 0 IRQ_TYPE_LEVEL_HIGH>;
> + ranges;
> +
> + l2-ecc@ffd06010 {
> + compatible = "altr,socfpga-a10-l2-ecc";
> + reg = <0xffd06010 0x4>;
> + };
> + };
> +
> rst: rstmgr@ffd05000 {
> #reset-cells = <1>;
> compatible = "altr,rst-mgr";
> --
I've picked up all except this one: need an ACK for it too. Dinh, DT-people?
--
Regards/Gruss,
Boris.
ECO tip #101: Trim your mails when you reply.
[toc] | [next] | [standalone]
| From | Dinh Nguyen <dinh.linux@gmail.com> |
|---|---|
| Date | 2016-03-29 14:20 +0200 |
| Message-ID | <ri0MP-65P-13@gated-at.bofh.it> |
| In reply to | #1366014 |
Hi Boris,
On Tue, Mar 29, 2016 at 3:45 AM, Borislav Petkov <bp@alien8.de> wrote:
> On Mon, Mar 21, 2016 at 11:01:46AM -0500, tthayer@opensource.altera.com wrote:
>> From: Thor Thayer <tthayer@opensource.altera.com>
>>
>> Add the device tree entries needed to support the Altera L2
>> cache EDAC on the Arria10 chip.
>>
>> Signed-off-by: Thor Thayer <tthayer@opensource.altera.com>
>> ---
>> v2 Match register value (l2-ecc@ffd06010)
>> v3 Set ecc_manager to beginning of system_manager. Add sysman
>> phandle. Move IRQs into ecc_manager from children.
>> ---
>> arch/arm/boot/dts/socfpga_arria10.dtsi | 15 +++++++++++++++
>> 1 file changed, 15 insertions(+)
>>
>> diff --git a/arch/arm/boot/dts/socfpga_arria10.dtsi b/arch/arm/boot/dts/socfpga_arria10.dtsi
>> index cce9e50..345ea97 100644
>> --- a/arch/arm/boot/dts/socfpga_arria10.dtsi
>> +++ b/arch/arm/boot/dts/socfpga_arria10.dtsi
>> @@ -599,6 +599,21 @@
>> reg = <0xffe00000 0x40000>;
>> };
>>
>> + eccmgr: eccmgr@ffd06000 {
>> + compatible = "altr,socfpga-a10-ecc-manager";
>> + altr,sysmgr-syscon = <&sysmgr>;
>> + #address-cells = <1>;
>> + #size-cells = <1>;
>> + interrupts = <0 2 IRQ_TYPE_LEVEL_HIGH>,
>> + <0 0 IRQ_TYPE_LEVEL_HIGH>;
>> + ranges;
>> +
>> + l2-ecc@ffd06010 {
>> + compatible = "altr,socfpga-a10-l2-ecc";
>> + reg = <0xffd06010 0x4>;
>> + };
>> + };
>> +
>> rst: rstmgr@ffd05000 {
>> #reset-cells = <1>;
>> compatible = "altr,rst-mgr";
>> --
>
> I've picked up all except this one: need an ACK for it too. Dinh, DT-people?
>
If you don't mind, I can take this patch. This will prevent merge
conflicts in the
DTS board files.
Thanks,
Dinh
[toc] | [prev] | [next] | [standalone]
| From | Borislav Petkov <bp@alien8.de> |
|---|---|
| Date | 2016-03-29 16:10 +0200 |
| Message-ID | <ri2vg-7oJ-27@gated-at.bofh.it> |
| In reply to | #1366207 |
On Tue, Mar 29, 2016 at 07:15:38AM -0500, Dinh Nguyen wrote:
> If you don't mind, I can take this patch. This will prevent merge
> conflicts in the
> DTS board files.
Fine with me as long as people don't start complaining if they start
testing my for-next branch and realize that the Arria10 support is not
complete.
Unless they test linux-next where your tree is too, I assume.
--
Regards/Gruss,
Boris.
ECO tip #101: Trim your mails when you reply.
[toc] | [prev] | [next] | [standalone]
| From | Dinh Nguyen <dinh.linux@gmail.com> |
|---|---|
| Date | 2016-03-29 17:50 +0200 |
| Message-ID | <ri443-8nF-31@gated-at.bofh.it> |
| In reply to | #1366319 |
On Tue, Mar 29, 2016 at 9:00 AM, Borislav Petkov <bp@alien8.de> wrote: > Fine with me as long as people don't start complaining if they start > testing my for-next branch and realize that the Arria10 support is not > complete. > > Unless they test linux-next where your tree is too, I assume. > Yes, I take the patch through arm-soc and will ultimately land in linux-next. Dinh
[toc] | [prev] | [standalone]
Back to top | Article view | linux.kernel
csiph-web