Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1447835 > unrolled thread
| Started by | Grzegorz Jaszczyk <jaz@semihalf.com> |
|---|---|
| First post | 2016-07-21 14:50 +0200 |
| Last post | 2016-07-21 14:50 +0200 |
| Articles | 1 — 1 participant |
Back to article view | Back to linux.kernel
This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by
below is the oldest one visible, not the original post.
[PATCH 07/18] ARM: mvebu: a39x: update the SDHCI node on Armada 39x Grzegorz Jaszczyk <jaz@semihalf.com> - 2016-07-21 14:50 +0200
| From | Grzegorz Jaszczyk <jaz@semihalf.com> |
|---|---|
| Date | 2016-07-21 14:50 +0200 |
| Subject | [PATCH 07/18] ARM: mvebu: a39x: update the SDHCI node on Armada 39x |
| Message-ID | <rXlAl-7uo-7@gated-at.bofh.it> |
Commit 1140011ee9d9 ("mmc: sdhci-pxav3: Modify clock settings
for the SDR50 and DDR50 modes") has extended the Device Tree
binding used to describe PXAv3 SDHCI controllers in order to be
able to use the SDR50 and DDR50 modes.
This commit updates the Device Tree description of the Armada
39x SDHCI controller in other to take advantage of this
functionality.
Signed-off-by: Grzegorz Jaszczyk <jaz@semihalf.com>
---
arch/arm/boot/dts/armada-39x.dtsi | 5 ++++-
1 file changed, 4 insertions(+), 1 deletion(-)
diff --git a/arch/arm/boot/dts/armada-39x.dtsi b/arch/arm/boot/dts/armada-39x.dtsi
index dc6efd3..cb66f20 100644
--- a/arch/arm/boot/dts/armada-39x.dtsi
+++ b/arch/arm/boot/dts/armada-39x.dtsi
@@ -380,7 +380,10 @@
sdhci@d8000 {
compatible = "marvell,armada-380-sdhci";
- reg = <0xd8000 0x1000>, <0xdc000 0x100>;
+ reg-names = "sdhci", "mbus", "conf-sdio3";
+ reg = <0xd8000 0x1000>,
+ <0xdc000 0x100>,
+ <0x18454 0x4>;
interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&gateclk 17>;
mrvl,clk-delay-cycles = <0x1F>;
--
1.8.3.1
Back to top | Article view | linux.kernel
csiph-web