Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > linux.kernel > #1339410 > unrolled thread

[PATCH] clk: qcom: msm8960: fix ce3_core clk enable register

Back to article view | Back to linux.kernel

Contents

  [PATCH] clk: qcom: msm8960: fix ce3_core clk enable register Srinivas Kandagatla <srinivas.kandagatla@linaro.org> - 2016-02-22 12:50 +0100
    Re: [PATCH] clk: qcom: msm8960: fix ce3_core clk enable register Stephen Boyd <sboyd@codeaurora.org> - 2016-02-22 22:00 +0100

#1339410 — [PATCH] clk: qcom: msm8960: fix ce3_core clk enable register

This patch corrects the enable register offset which is actually 0x36cc
instead of 0x36c4

Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
---
 drivers/clk/qcom/gcc-msm8960.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/clk/qcom/gcc-msm8960.c b/drivers/clk/qcom/gcc-msm8960.c
index 063e0f0..d14eae1 100644
--- a/drivers/clk/qcom/gcc-msm8960.c
+++ b/drivers/clk/qcom/gcc-msm8960.c
@@ -2928,7 +2928,7 @@ static struct clk_branch ce3_core_clk = {
 	.halt_reg = 0x2fdc,
 	.halt_bit = 5,
 	.clkr = {
-		.enable_reg = 0x36c4,
+		.enable_reg = 0x36cc,
 		.enable_mask = BIT(4),
 		.hw.init = &(struct clk_init_data){
 			.name = "ce3_core_clk",
-- 
1.9.1

[toc] | [next] | [standalone]

#1339919

On 02/22, Srinivas Kandagatla wrote:
> This patch corrects the enable register offset which is actually 0x36cc
> instead of 0x36c4
> 
> Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
> ---

Applied to clk-next + added fixes tag

-- 
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project

[toc] | [prev] | [standalone]

Back to top | Article view | linux.kernel

csiph-web